# **MNDSPEED**

## **CX28250**

## *ATM Physical Interface (PHY) Devices*

The CX28250 is an ATM-SONET Physical Layer (PHY) device with an integrated, PLL clock and data recovery (CDR) circuit. This device has optimized SONET framer functions for mapping ATM cells to SONET payloads for edge switch applications, and optional enhanced feature sets for ATM-WAN access applications. It provides ATM Forum-compliant service termination, and maps the 53-byte cells from an ATM switch fabric or an adaptation layer processor (SAR) into the SONET payload. The CX28250 device is tailored to meet a wide variety of ATM OC-3 applications. These include WAN terminals, ATM LAN and WAN switches, ATM OC-3 NICs, and Ethernet-ATM uplink cards.

The CX28250 uses an ATM Forum UTOPIA Level 2-compliant host interface designed . for a multi-PHY environment. The ATM framer provides G.804 cell processing, with HEC generation, checking, and alignment operations. It provides a 155 Mbps SONET termination with all of the counters needed for capturing both SONET and ATM error events as specified by the ATM Forum. A proprietary protection scheme allows for near-instantaneous switching between active and stand-by PHYs.

The CX28250 uses a Pseudo-Emitter Coupled Logic (PECL) line interface compliant with the ATM Forum's WIRE definition. Thus, designers can connect directly to either fiber optic or Cat 5 Physical Media Dependant (PMD) devices. For diagnostics, three loopback modes are provided: source loopback, line loopback before the ATM processor, and line loopback at the UTOPIA block. In addition, the CX28250 can generate BIP-8 errors and insert invalid HECs.

The CX28250 supports the following:

- Compliance with the jitter requirements of Bellcore's GR-253-CORE.
- Automatic Protection Switching (APS) using the K1/K2 overhead octets and a Bit Error Rate (BER) integrator.
- Compatible with Mindspeed CX28297 software driver.
- Access to the S1 octet for system timing.
- Data transmission/reception over the Data Link message channels, D1-D3 and D4-D12.
- Two new input pins have been added: InsPthAIS and InsLnAIS. When asserted high, these pins cause the CX28250 to generate an AIS in the appropriate overhead.
- Two new output pins have also been added: LPOut and PFOut. These indicate that an AIS alarm has been received.

### **Functional Block Diagram**



#### **Distinguishing Features**

- Tested APS software driver available from Mindspeed
- Synthesizes a 155.52 MHz clock from an 19.44 MHz input
- UTOPIA Level 2 interface
- Meets ITU, ANSI, and ATM Forum standards
- ATM Forum WIRE interface for PMDs using PECL
- D1-D3, D4-D12 external data link
- Supports APS (K1/K2 bytes)
- Line Fail and Path Fail outputs
- SRAM-style microprocessor interface for all control and configuration registers
- Glueless interface to the CN823x segmentation and reassembly devices
- JTAG (IEEE 1149.1a-1993) compliant
- 8 kHz and 19.44 MHz selectable sync outputs
- SONET overhead processing
- Automatic collection of one-second statistics
- Low power consumption-500 mW
- 3.3 V, (–40 °C to 85 °C)
- Package: 156-pin BGA

#### **Applications**

- Switches, Hubs, Routers
- LAN NIC cards
- DSLAM uplinks

#### **Line Interface**

- ATM Forum WIRE interface specification compliant
- PECL I/O, compatible with PMD optical and UTP interface devices
- Clock recovery from NRZ input data
- Recovery of receive-octet alignment and octet clock from F6/28 framing pattern
- Select transmit clock from input or recovered receive clock

© 2002, 2003 Mindspeed Technologies Inc., a Delaware Corporation ("Mindspeed ™") All Rights Reserved.

Information in this document is provided in connection with products of Mindspeed Technologies ("Mindspeed"). These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. In the event of a conflict between the terms contained herein and those of any applicable agreement ("Agreement") governing the sale of Mindspeed's products (including without limitation Mindspeed's Terms and Conditions of Sale) the terms of such Agreement shall control.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MINDSPEED PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. MINDSPEED FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. MINDSPEED SHALL NOT BE LIABLE FOR ANY DAMAGES WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale.

The following are trademarks of Mindspeed Technologies™, the Mindspeed™ logo, and "Build It First"™. Product names or services listed in this publication are for identification purposes only, and may be trademarks of third parties. Third-party brands and names are the property of their respective owners.

#### **Mindspeed Product Definitions**

A "**Chip**" is an integrated circuit, a piece of silicon or other semiconductor on which is etched or imprinted a network of electronic components such as transistors, diodes, resistors, etc. and their interconnections, which is fully assembled with packaging providing pins for connection to other circuits or systems.

A "**Die**" is an unassembled integrated circuit manufactured from a semiconductor material without packaging or pins for connections to other circuits or systems. Dies may be shipped on a wafer separated from each other by scribe lines, or they may be cut, separated and placed into appropriate packaging for shipping.

"**Board-level Products**" are larger electrical circuits that are set out on a board containing one or more Chips and circuitry to perform a specialized function.

"**Software Products**" shall mean all software, in executable code, that is embedded, bundled or included with Chips or Die.

A "**Prototype**" Product is a Chip or Die that has just begun the qualification process. It is marked with a capital "P" at the end of its unique part number.

"**Pre-production**" Products are Chips or Die that have not completed the qualification process but have results from some of the qualification tests. Such Products are marked with a capital "R" at the end of their unique part number.

A "**Production**" Product is a Chip or Die that is fully qualified and has no letter marked at the end of its unique part number.

A "**Sample**" Product is any Product that a Buyer may sample, in any stage of qualification, in small numbers. All such sample Products shall be noted as such on an acknowledgment, invoice, shipping document or other writing issued by Seller.



## **Revision History**



#### **SONET Framer Functions**

- Recovers frame location using F6/28 framing pattern
- Processes pointer to locate payload envelope
- Provides Out-of-Frame (OOF), Loss-of-Pointer (LOP), and Alarm Indication Status (AIS) status
- Provides frame and payload position information to other blocks
- Generates clocks and frame counters
- Maps cell data into payload envelope
- Generates all section, line, and path overhead and alarms
- Performs cell and frame scrambling before transmission
- Detects and integrates alarms for reporting in status registers
- Detects BIP and Remote Error Indication (REI) errors for error counters
- Recovers D1-D3 and D4-D12 data link

#### **Cell Alignment Framing Section**

- Recovers cell alignment from HEC
- Performs HEC error correction
- Strobes and cell sync for UTOPIA interface
- Generates cell status bits, cell counts, and error counts
- Reads cell data from the UTOPIA FIFO
- Inserts headers and generates HEC
- Inserts idle cells when no traffic is ready

#### **Microprocessor Interface**

- SRAM-like interface mode with high-performance or low-power access selection
- Glueless CN823x SAR interface mode
- 8-bit data bus
- Open-drain interrupt output

#### **Support for Automatic Protection Switching (APS)**

- APS driver source code available from Mindspeed.
- Register control allows for support of APS
- Software support:
	- CX28297 Device Driver
	- CX28299 APS Driver
- K1/K2 Transmit control register allows transmission of any value
- Separate control bits for AIS, line REI
- K1/K2 receive status register allows observation of incoming octet values
- Maskable interrupt on any change in received value
- Software interrupt routine can easily implement APS protocol
- Signal Fail/Signal Detect BER threshold monitoring
- Line Fail and Path Fail hardware outputs
- Line AIS and Path AIS can be generated by hardware input pins

#### **Counters/Status and Interrupt Registers**

- Summary interrupt indications
- Configuration of interrupt enables
- One-second status latching
- One-second counter latching
- Eight general purpose outputs, configurable as status indicator pins

The following diagram is a Network Interface Card (NIC) application of the CX28250



#### **Line Interface (continued)**

- PMD (line) and Framer (source) loopbacks for diagnostic testing
- Loss of Signal (LOS) detection
- 19.44 MHz reference clock

#### **UTOPIA Level 2 Interface**

- PHY cell to UTOPIA interface
- 50 MHz maximum data rate
- 8/16-bit data path interface
- Multi-PHY support
- Mode-compatible with UTOPIA level 1
- Configurable cell buffer depth

#### **SONET STS-3c/STM-1 Framer**

#### **Section Overhead Octets Supported**



#### **Line Overhead Octets Supported**



#### **Path Overhead Octets Supported**



## **Table of Contents**















## <span id="page-12-0"></span>**List of Figures**





## <span id="page-14-0"></span>**List of Tables**





## <span id="page-16-0"></span>**1.0 Product Description**

The CX28250 ATM Physical Layer Interface (PHY) device is a transmitter/receiver that converts SONET/SDH frames to ATM cells and vice versa, like the Transmission Convergence (TC) sublayer.

This chapter provides an overview of the CX28250, including its primary features and applications. A logic diagram, package pinouts, and pin descriptions are also presented. A block diagram is included to show the data flow in the device.

## <span id="page-17-0"></span>*1.1 CX28250 Features*

The CX28250, operating at up to 155 Mbps (duplex), provides a single-access ATM service termination for User-to-Network Interfacing (UNI) and Network-to-Network Interfacing (NNI) in conformance with the *ATM Forum UNI Specification 94/0317, ITU Recommendation I.432*, and other industry standards. This PHY device consists of several functional blocks: the SONET Framer, the ATM Cell Formatter, the UTOPIA Level 2 interface, and the microprocessor interface. Together these blocks and the clock recovery block provide efficient conversion of SONET frames to ATM cells and vice versa.

The CX28250 is implemented in 0.35 micron CMOS technology, which runs on 3.3 V, and is packaged in a 156-pin Ball Grid Array (BGA). This low-power device processes STS-3c/STM-1 data streams at 155 Mbps (duplex) and provides a Pseudo-Emitter Coupled Logic (PECL) interface for serial connection to a Physical Media Dependent (PMD) device. It has a synchronous 16-bit wide, four-cell deep FIFO buffer and an 8-bit microprocessor bus interface, which is used for configuration, status, and control of the device. Furthermore, the CX28250 output control signals can drive Light Emitting Diodes (LEDs) for monitoring data and alarm activity.

The CX28250 descrambles received data, then uses the payload pointer (H1, H2) to locate and retrieve the SONET payload envelope. It also processes section, line, and path overhead. ATM cells are extracted from the payload envelope according to the ATM cell delineation standards. The CX28250 optionally performs payload descrambling, Header Error Checking (HEC) error detection and correction, and idle cell filtering. Error counts are kept at all levels for performance monitoring.

The CX28250 generates a transmit payload pointer (H1, H2) and framing bytes (A1, A2). The device also performs HEC generation, idle cell insertion, and ATM cell payload scrambling. The CX28250 synthesizes the 155.52 MHz transmit clock from a 19.44 MHz, 8 kHz frequency reference, or can use the clock from the internal clock recovery circuit.

When necessary, the CX28250 inserts line and path alarm signals and Remote Defect Indications (RDIs). It also inserts path and line REI codes to allow performance monitoring at the far end. Additionally, all-0s data can be inserted for diagnostic purposes.

The two Far End status output pins indicate whether a Path Fail or Line Fail alarm condition has occurred. These pins are software configurable.

*ATM Physical Interface (PHY) Devices 1.2 Applications Overview*

## <span id="page-18-0"></span>*1.2 Applications Overview*

The CX28250 can be used in a number of applications:

- ATM LANs over optical fibers
- Workstations and PC Network Interface Cards (NICs)
- LAN switches and hubs
- SONET or SDH compliant ATM UNIs

The device is typically used in combination with a Segmentation and Reassembly (SAR) device, such as the CN8236 SAR, to provide framing along with segmentation and reassembly of ATM traffic. It can be used in switch-to-switch links and switch-to-terminal links. The CX28250 connects to the SAR via the UTOPIA and microprocessor interfaces (see [Figure 1-1](#page-18-1)). It can be either loop-timed or source-timed. The device can be configured and controlled through a generic microprocessor interface. For more information on applications for the CX28250, see [Chapter 3.0.](#page-84-2)

<span id="page-18-1"></span>*Figure 1-1. CX28250 connected to a SAR (CN8234/CN8236)*



## <span id="page-19-0"></span>*1.3 Logic Diagram*

[Figure 1-2](#page-20-0) is a logic diagram of the CX28250 functional blocks. There are seven general purpose clock and control pins. The PMD interface is comprised of 12 pins. The microprocessor interface consists of six clock and control inputs, an 8-bit data bus, and a 7-bit address bus. There are five JTAG pins and eight status pins. The UTOPIA interface consists of 26 transmit pins and 26 receive pins. There are 10 power pins and 13 ground pins. Pin descriptions are given in [Table 1-1.](#page-22-0)

#### *ATM Physical Interface (PHY) Devices 1.3 Logic Diagram*

#### <span id="page-20-0"></span>*Figure 1-2. CX28250 Logic Diagram*



## <span id="page-21-0"></span>*1.4 CX28250 Pinout and Pin Descriptions*

[Figure 1-3](#page-21-1) is a pinout diagram of the CX28250 ATM Transmitter/Receiver. It is a CMOS integrated circuit packaged in a 156-pin BGA. All unused input pins should be connected to ground. Unused outputs should be left unconnected.

<span id="page-21-1"></span>*Figure 1-3. CX28250 Pinout Diagram (top view)*



#### *ATM Physical Interface (PHY) Devices 1.4 CX28250 Pinout and Pin Descriptions*

Pin names and numbers are listed in [Table 1-1.](#page-22-0) An asterisk (\*) following a pin label indicates that the pin logic level is active low.

<span id="page-22-0"></span>*Table 1-1. CX28250 Pin Definitions (1 of 11)*

	<b>Pin Label</b>	<b>Signal Name</b>	No.	<b>Type</b>	I/O	<b>Description</b>
Clock and Control	Reset*	Device Reset	M <sub>3</sub>	<b>TTL</b>		This pin is used to reset the device when asserted low.
	OneSecIn	One-Second Strobe	M <sub>2</sub>	<b>TTL</b>	$\mathbf{I}$	This input is used to latch device status, typically at 1-second intervals.
	<b>OneSecOut</b>	One-Second Output	N <sub>1</sub>	<b>TTL</b>	$\mathbf 0$	This pin is a 1-second count derived from the 8kHzIn input.
	<b>TxFrameRef</b>	<b>Transmit Frame Clock</b>	N <sub>2</sub>	<b>TTL</b>	$\overline{0}$	This pin can be either an 8 kHz output derived from the Transmit SONET/SDH frame or a 19.44 MHz output derived from the transmit clock, as selected by bit 1 of the TXSEC (0x0C) register.
	<b>RxFrameRef</b>	Receive Frame Clock	P <sub>2</sub>	<b>TTL</b>	$\overline{0}$	The output of this pin is either an 8 KHz or 19.44 MHz reference derived from the recovered clock. The frequency is determined by bit 1 in the RXSEC register.
						During a LOS condition the newest versions of the CX28250, (-26 and above), automatically derive this output from the LPLLCIk input until the recovered clock is available.
	8kHzIn	8 kHz Reference Clock Input	N <sub>3</sub>	<b>TTL</b>	$\mathbf{I}$	This pin is an 8 kHz clock input used to derive OneSecOut.
PLL Filters	<b>LTxPFN</b>	<b>Transmit PLL Filter</b> Negative Input	L <sub>6</sub>		$\mathsf{l}$	This pin connects to the RC filter as shown in Figure 2-5.
	<b>LTxPFP</b>	<b>Transmit PLL Filter</b> Positive Input	M <sub>6</sub>			This pin connects to the RC filter as shown in Figure 2-5.
	<b>LRxPFN</b>	Receive PLL Filter Negative Input	L <sub>10</sub>		$\mathbf{I}$	This pin connects to the RC filter as shown in Figure 2-5.
	<b>LRxPFP</b>	<b>Receive PLL Filter</b> Positive Input	P11			This pin connects to the RC filter as shown in Figure 2-5.

### *Table 1-1. CX28250 Pin Definitions (2 of 11)*



### *ATM Physical Interface (PHY) Devices 1.4 CX28250 Pinout and Pin Descriptions*

## *Table 1-1. CX28250 Pin Definitions (3 of 11)*







### *ATM Physical Interface (PHY) Devices 1.4 CX28250 Pinout and Pin Descriptions*

### *Table 1-1. CX28250 Pin Definitions (5 of 11)*



### *Table 1-1. CX28250 Pin Definitions (6 of 11)*



### *Table 1-1. CX28250 Pin Definitions (7 of 11)*

*ATM Physical Interface (PHY) Devices 1.4 CX28250 Pinout and Pin Descriptions*



### *1.4 CX28250 Pinout and Pin Descriptions ATM Physical Interface (PHY) Devices*





### *ATM Physical Interface (PHY) Devices 1.4 CX28250 Pinout and Pin Descriptions*

### *Table 1-1. CX28250 Pin Definitions (9 of 11)*



### *1.4 CX28250 Pinout and Pin Descriptions ATM Physical Interface (PHY) Devices*





#### *ATM Physical Interface (PHY) Devices 1.4 CX28250 Pinout and Pin Descriptions*

#### *Table 1-1. CX28250 Pin Definitions (11 of 11)*



CX28250 defaults to UTOPIA Level 2 when reset causing the TxClAv, RxClAv, RxSOC, and RxPrty signals to be in high-impedance state. This may cause initialization problems for ATM layer UTOPIA Level 1 devices. Therefore, it is recommended that pulldown resistors be used for these devices.

## <span id="page-33-0"></span>*1.5 Block Diagram and Descriptions*

[Figure 1-4](#page-33-1) is a detailed block diagram of the CX28250. When traffic is transmitted from the host system, octet-wide or 16-bit data enters the CX28250 via the UTOPIA port. The CX28250 assembles the host data into ATM cells and formats it for serial-line transmission by the SONET line framer.

In the receive direction, the SONET line framer frames serial network data into octets and passes it to the ATM cell processing block. Octet data is then aligned into ATM cells, checked, and sent to the UTOPIA port.

The line framer block connects to external interfaces for data reception and transmission. Also included are overhead interfaces, data links, and event counters.

The HEC ATM cell alignment block accepts octet data from the line framer block. It generates cells for transmission and validates received cells. Included are HEC generators and detectors, data scramblers, and counters.

The UTOPIA interface communicates with the next layer of ATM processing. It controls transmit priority and rate, and has counters for events and errors.

<span id="page-33-1"></span>



## <span id="page-34-0"></span>**2.0 Functional Description**

This chapter describes the CX28250 architecture and functional blocks. [Figure 2-1](#page-34-1) shows the CX28250 transmit signal path. The CX28250 calculates the HEC for incoming ATM cells from the UTOPIA interface and inserts it into the fifth octet of each cell. The result is formatted into SONET frames and converted to serial data. One of three clock sources is used to synchronize the outgoing data stream over the PECL interface.

<span id="page-34-1"></span>*Figure 2-1. CX28250 Transmitter Block Diagram*



[Figure 2-2](#page-35-0) shows the CX28250 receive signal path. The CX28250 recovers the clock from the incoming data stream and converts the serial data stream to parallel and passes it to the framer block, which extracts the overhead bytes. HEC alignment is performed to recover the Start of Cell boundary. The cells are then sent over the UTOPIA bus to the ATM layer device.

<span id="page-35-0"></span>*Figure 2-2. CX28250 Receiver Block Diagram*


*ATM Physical Interface (PHY) Devices 2.1 Line Interface*

# *2.1 Line Interface*

The CX28250 communications with the external network through its line interface. This is a Pseudo-Emitter Coupled Logic interface also referred to as a Low Voltage PECL. This requires the same voltage differentials as on standard Emitter Coupled Logic (ECL) devices but is referenced to a positive voltage rather than ground. It uses the voltage differential to determine the logical value as shown in [Table 2-1.](#page-36-0) Absolute values are given in [Section 5.3.](#page-189-0) Note that unused inputs of a PECL pair should be connected to ground or Vcc (one input to ground and the other to Vcc). This prevents internal circuitry from toggling due to noise on the inputs.

This interface uses the Workable Interface Requirements Example (WIRE) modulation as defined by the ATM Forum. It can connect to industry standard Physical Media Dependent (PMD) devices for either fiber optic cable or Cat 5 UTP (unshielded twisted pair).

$Input +$	Input -	Internal Logic Level
		Invalid
		Invalid

<span id="page-36-0"></span>*Table 2-1. PECL Input Logic Table*

## **2.1.1 PECL Interface**

The selection of the correct PECL bias network is dependant on the PMD device selected. For 3.3 Volt PMD's that can both source and sink current (that is they do NOT put their outputs into a high Z condition for a logic 0). See [Figure 2-3](#page-37-0)

For PMD's that run at 5 volts or that require that the logic low output voltage be set by an external resistor network, the designer should consult the PMD manufacturer's data sheet and [Appendix A](#page-194-0) of this document.

*2.1 Line Interface ATM Physical Interface (PHY) Devices*

#### <span id="page-37-0"></span>*Figure 2-3. CX28250 Low Voltage PECL (LVPECL) Interface*



500035\_054

*ATM Physical Interface (PHY) Devices 2.1 Line Interface*

- **2.1.1.1 PECL Layout** All PECL traces must be treated as transmission lines. Therefore, standard high-speed practices must be followed:
	- Keep traces as short as reasonable.
	- Do not allow traces to cross discontinuities in the ground/power planes.
	- Use separate Power and Ground planes.
	- Terminate all inputs and outputs as described above.
	- Place the terminating resistors as close to the destination IC as possible.
	- Do not route signal traces through the board through vias.
	- Check that each IC has two high-quality RF bypass capacitors that are at least an order of magnitude apart; e.g., 200 pF and 0.1 µF.
	- Avoid 90 degree turns in trace routing.
	- Ensure that the trace width results in a line impedance that matches the input impedance of the load. Trace width can be calculated from the following equation:

$$
w = \left(7.745 \times h \times e^{-\left[\frac{\sqrt{e_r + 1.41} \times Z_0}{87}\right]}\right) - \frac{t}{0.8}
$$

where:

- $w =$  trace width
- $Z_0$  = characteristic line impedance
- $h =$  board thickness (not including copper layers)
- $t =$  thickness of copper layers

 $e_r$  = relative dielectric constant of the board

Using the generic values  $Z_0 = 50 \Omega$ , h = 0.060, t = 0.0015 and e<sub>r</sub> = 4.8 results in a width (w) of 0.11 inches.

## **2.1.2 Signal Detect Interface**

The LSigDet pin on the CX28250 indicates when the PMD has lost its signal. If the LSigDet goes low, the CX28250 internally forces its receive data to logic '0' to prevent false framing indications. Designs that don't use the LSigDet input must tie this pin high and then ensure that they either externally force the receive data to a logic '0' or detect false framing/cell delineation indications with software.

The LSigDet pin can be driven by TTL or PECL drivers. The CX28250 can be connected directly to a TTL interface without external components. When using a single-ended PECL interface, a standard PECL termination of 50 Ω to V<sub>cc</sub> – 2 V is required for most PMDs. The PECL termination can be implemented by using the Thevenin equivalent circuit shown in [Figure 2-4.](#page-39-0)

<span id="page-39-0"></span>



### **2.1.3 PLL Filter Network**

Three external networks are required as shown in [Figure 2-5.](#page-40-0) It is important that these components are located as close to the CX28250 as possible.

Note that the ground side of the Tx filters are tied together and then run to an analog ground pin. It is important that both filters are at the same ground potential relative to the analog ground pins.

There is also a 'guard ring' around these networks to provide immunity from low frequency noise. These rings should have numerous ground vias tying them directly to the ground plane.

Mindspeed recommends using a 5% NPO grade capacitor for C27. This is to ensure that the design will meet jitter specifications over the temperature range of -40 to +85 C. The customer may relax this tolerance based on their own requirements.

<span id="page-40-0"></span>*Figure 2-5. Schematic Detail of Analog Components*



2. All resistors are 1%.

3. Connections between filter networks and N6 should be as short as possible.

4. R1 and C1 are not populated. They are used for device verification, and are not needed in production.

500035\_049

# *2.2 Clock Circuits*

The clock circuit has a receiver section and a transmit section. The transmit section synthesizes the 155.52 MHz clock used for transmitting data. One of three clock sources can be selected by bits 3 and 4 of the CLKREC register (0x01).

- By default, this clock is synthesized from the 19.44 MHz LPLLClk reference input pin.
- If a 155.52 MHz clock is provided, it can be used directly as the transmit clock (bypassing synthesis altogether). The external clock must be accurate to within 20 ppm of 155.52 MHz.
- The clock can be synthesized from the received data via the CDR section.

The receiver section uses an internal Phase Locked Loop (PLL) to recover the clock from the incoming NRZ data stream. The clock recovery circuit requires the 19.44 MHz clock from an independent external source that meets 20 ppm accuracy. When no NRZ data is present or when the signal detect input (LSigDet) is low, indicating that the signal has been lost by the optical transceiver, the receive clock recovery circuit free-runs at a nominal 155.52 MHz so that there is always a receive clock present for the receive data path and the transmit path for loop-timed applications.

The recovered clock meets jitter tolerance and jitter transfer specifications according to Bellcore GR-253 (see [Figure 2-6\)](#page-41-0). Jitter tolerance is defined as how much jitter the receiver can tolerate and still extract the correct data from the incoming signal. Jitter transfer is the maximum amount of jitter that any device is allowed to add to the data stream.

<span id="page-41-0"></span>*Figure 2-6. Bellcore GR-253-CORE Jitter Specifications*



*ATM Physical Interface (PHY) Devices 2.2 Clock Circuits*

## **2.2.1 Loss of Lock**

Loss of Lock (LOL) status indicates that the receive PLL has lost synchronization. When LOL occurs, bit 6 of the SECINT register (0x3D) is asserted if it has been enabled by bit 6 of the ENSEC register (0x35). LOL also appears in bit 6 of the RXSEC register (0x45).

LOL can also be enabled to appear on LFout and PFout outputs via the registers ENLFOUT and ENPFOUT.

The CX28250 provides the following two clock outputs that are phase locked to the transmit and receive clocks.

- TxFrameRef: This is an 8 KHz or 19.44 MHz reference derived from the transmit clock. Its frequency and polarity are controlled by bits 0 and 1 in the TXSEC register.
- RxFrameRef: The output of this pin is either an 8 KHz or 19.44 MHz reference derived from the recovered clock. Its frequency and polarity are controlled by bits 0 and 1 in the RXSEC register.

During a LOS condition the newest versions of the CX28250, (-26 and above), automatically derive this output from the LPLLClk input until the recovered clock is available. On older versions, (such as the -23), this output is shut off during LOS and LOF conditions.

# *2.3 SONET/SDH Framer and Overhead Processor*

Mindspeed's CX28250 SONET/SDH framer has an extensive SONET overhead processing section with external access for D1-D3 and D4-D12 Data Link message processing. The framer provides data transmission at a standard bit rate, frequency justification, pointer processing, and SONET frame delineation. The SONET Overhead processor provides frame synchronization, byte scrambling and descrambling, and byte multiplexing and demultiplexing.

The frame structure for STS-3c/STM-1 can be envisioned as a 270-column by nine-row rectangle of bytes (octets) shown in [Figure 2-7](#page-43-0). The transmission of the block starts with the first row, working from left to right, then moves to the second row, left to right, and so on down to the byte in the bottom right corner. Thus, the transport overhead octets are actually transmitted in nine groups of nine octets, equally spaced throughout the frame. Since there are 270 x 9 bytes, the data rate is 270 x 9 x 8 (bits/bytes) x 8,000 fps. (the frame period is 125 micro-seconds)  $= 155.52$  Mbps.

COLUMN <b>ROW</b>					Transport					Path	
	$A1-1$	$A1-2$	$A1-3$	$A2-1$	$A2-2$	$A2-3$	J <sub>0</sub>	Z0 <sub>1</sub>	Z0 <sub>2</sub>	J1	
Section	<b>B1</b>	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathsf 0$	0	B <sub>3</sub>	
	D <sub>1</sub>	$\mathsf 0$	$\mathbf 0$	D <sub>2</sub>	$\mathbf 0$	$\mathbf 0$	D <sub>3</sub>	$\mathbf 0$	0	C <sub>2</sub>	<b>SPE</b> <b>PAYLOAD</b>
	$H1-1$	$H1-2$	$H1-3$	$H2-1$	$H2-2$	$H2-3$	$H3-1$	$H3-2$	$H3-3$	G <sub>1</sub>	
	$B2-1$	$B2-2$	B2-3	K <sub>1</sub>	$\mathbf 0$	$\mathbf 0$	K <sub>2</sub>	$\mathbf 0$	0	$\mathbf 0$	
Line	D <sub>4</sub>	$\mathbf 0$	$\mathbf 0$	D <sub>5</sub>	$\mathbf 0$	$\mathbf 0$	D <sub>6</sub>	$\mathbf 0$	0	$\mathbf 0$	
	D7	$\mathbf 0$	$\mathbf 0$	D <sub>8</sub>	$\mathbf 0$	$\mathbf 0$	D <sub>9</sub>	$\boldsymbol{0}$	0	$\mathbf 0$	
	D <sub>10</sub>	0	$\mathbf 0$	D <sub>11</sub>	$\mathsf 0$	$\mathbf 0$	D <sub>12</sub>	$\mathbf 0$	0	$\mathbf 0$	
	S <sub>1</sub>	$\mathbf 0$	$\mathbf 0$	Z2	$\mathsf 0$	M <sub>1</sub>	$\mathbf 0$	$\mathbf 0$	0	$\mathbf 0$	

<span id="page-43-0"></span>*Figure 2-7. STS-3c/STM-1 Basic Frame*

*ATM Physical Interface (PHY) Devices 2.3 SONET/SDH Framer and Overhead Processor*

[Figure 2-8](#page-44-0) provides a linear representation of STS-3c/STM-1 framing. This framing is similar to T1 framing except that SONET delineates the frame with a block of octets, A1 and A2, instead of just one bit. There is payload data in the areas between overhead blocks. In STS-3c, the payload is called the Synchronous Payload Envelope (SPE). In SDH, the payload is called Virtual Container 4 (VC4). This document uses SPE to refer to the payload in either format.

<span id="page-44-0"></span>



The SONET Framer block recovers the A1/A2 framing location from octet-delineated data provided by the clock recovery front-end. This block also performs the pointer processing and generates row and byte counts to identify locations within the frame to the SONET overhead processor. The SONET Framer block interfaces directly with the SONET Overhead block and provides status bits to the SONET overhead processor for presentation in status registers. The SONET Overhead block uses defined overhead bytes in an STS-3c/STM-1 frame for Performance Monitoring, Fault Management, and Facility Testing. The SONET Overhead bytes used in the CX28250 are listed in [Table 2-2.](#page-45-0)

Layer	<b>Byte</b>	<b>Function</b>	Value		
	A1	Framing	F6 <sub>h</sub>		
Section	A2	Framing	28 <sub>h</sub>		
	J <sub>0</sub>	<b>Section Trace</b>	01 <sub>h</sub> or 64-byte Section Trace message		
	ZO <sub>1</sub> Z0 <sub>2</sub>	Section Growth "National Bytes"	02 <sub>h</sub> (default: see the TXZ0 <sub>1</sub> register) 03 <sub>h</sub> (default; see the TXZ0 <sub>2</sub> register)		
	<b>B1</b>	Section error monitoring	BIP-8		
	D1, D2, D3	Data Link channel			
	H1, H2, H3	Pointer/Concatenation indicator Path AIS	see Table 2-6		
	B2-1, B2-2, B2-3	Line error monitoring	<b>BIP-24</b>		
	K1, K2 (bits 1-5)	APS channel	0000 <sub>h</sub> (default)		
Line	K2 (bits 6-8)	No alarm Line AIS Line RDI	$Oh$ (default) 7 <sub>h</sub> 6 <sub>h</sub>		
	D4-D12	Data Link channel			
	S1	Synchronization Status	programmable		
	Z1	Line Growth	00 (default: see the RXZ2 register)		
	M <sub>1</sub>	Line REI	B2 error count		
	J1	Path Trace	00 <sub>h</sub> or 64-byte Path Trace Message		
	B <sub>3</sub>	Path error monitoring	BIP-8		
Path	C <sub>2</sub>	Path signal label: ATM Path signal label: Equipped Nonspecific Path signal label: Unequipped User defined for non-ATM applications	13 <sub>h</sub> (default) 01 <sub>h</sub> 00 <sub>h</sub> XX		
	G1 (bits 1-4)	Path REI	B3 error count		
	G1 (bits 5-7)	No alarm Path RDI alarms	$O_h$ (default) $2h$ , 5 <sub>h, 6</sub> h		
	Z <sub>2</sub>	Received value monitored			

<span id="page-45-0"></span>*Table 2-2. SONET Overhead Byte Definitions and Values*

*ATM Physical Interface (PHY) Devices 2.3 SONET/SDH Framer and Overhead Processor*

## **2.3.1 Loss of Signal**

By default, the scrambled STS-3c/STM-1 data is monitored for the absence of 1s. When 1620 consecutive octets (6 SONET rows) of 0s are detected, LOS is declared. LOS is cleared when two valid framing words (A1/A2) are received with no intervening LOS detection. The LOS condition is reflected in register RXSEC (0x45) bit 5. In addition, StatOut[7] is asserted if Status Output Pin Mode, bit 2 of the GEN register (0x00), is enabled.

The CX28250-26 version can also be configured to detect the lack of transitions on the incoming data. Thus either the all zeroes or a "stuck at 1" condition will result in the device declaring LOS. This only applies to the CX28250-26 version.

*NOTE:* If the LSigDet pin goes low, then the receive data is internally forced to all zeros to ensure that LOS is recognized.

## **2.3.2 Section Overhead**

The Section Overhead handles the transport of the STS-3c/STM-1 frame across the physical medium and section-level communications. Its functions are framing and scrambling on the transmit side, and section error monitoring on the receive side. The transmit and receive functions of the Section Overhead bytes are described in [Table 2-3](#page-46-0).

<b>Byte</b>	<b>Transmit</b>	Receive		
A1/A2	F6/28 hex or disable 00	Monitor out of frame state machine		
<b>B1</b>	Calculated, error insertion option	Checked, errors counted		
D <sub>1</sub> , D <sub>2</sub> , D <sub>3</sub>	00 hex or external serial access	External serial access		
J0	01 hex or 64-byte trace buffer	Monitor Rx trace buffer, interrupt on change		
$Z0_1$ , $Z0_2$	Controlled by the TXZ01 and TXZ02 registers (defaults to 02 and 03 respectively)	Stored in the RXZ01 and RXZ02 registers (interrupt generated on change)		

<span id="page-46-0"></span>*Table 2-3. Section Overhead Transmit and Receive Functions*

**2.3.2.1 A1, A2** The STS-3c/STM-1 framing bytes, A1 and A2, are used to determine OOF status. When these octets match the framing pattern, the status is "in-frame." When there are four consecutive frames with one or more framing pattern errors, OOF is declared. This condition asserts StatOut[6] and is reflected in register RXSEC (0x45) bit 4. The transmit A1/A2 bytes can be disabled by writing bit 4 in the TXSEC (0x0C) register to 1. A1 can be inverted by writing bit 7 in the ERRINS (0x06) register to 1. One valid A1/A2 frame clears OOF status.

#### **2.3.2.2 Loss of Frame** A Loss of Frame (LOF) condition is declared when Out-of-Frame (OOF) status exists for 24 consecutive frames. This condition is cleared when OOF status has been clear for 8 consecutive frames. LOF is reflected in register RXSEC (0x45) bit 3.

- **2.3.2.3 B1** The Section Bit Interleaved Parity (BIP)-8 byte, B1, is allocated for section layer error monitoring. This byte contains a BIP-8 code using even parity. The code is calculated using all the bits of the previous STS-3c/STM-1 frame after scrambling. Each piece of section terminating equipment calculates the B1 byte of the current STS-3c/STM-1 frame and compares it with the B1 byte received from the next STS-3c/STM-1 frame. If the B1 bytes match, there is no error. If the B1 bytes do not match, the alarm indicator is set. The B1 bytes of the rest of the STS-3c/STM-1 frame are not defined. As many as 64 kb errors per second can be detected. These section level bit errors are gathered in a 16-bit counter (registers B1CNTL [0x54] and B1CNTH [0x55]). The counter is latched so that it can continue to count while the latch is being read. This prevents the loss of any error counts.
- <span id="page-47-1"></span>**2.3.2.4 D1-D3** The CX28250 provides access to two data link channels, D1—D3 and D4—D12, via the StatOut pins and the TxDL pin. Independent control is provided for receiving and/or transmitting data over each channel, as outlined in [Table 2-4](#page-47-0).

GenRegister Bit 2	TxSec Register	Register TxLin	Register RxSec	REgister RxLin	StatOut[7]	StatOut[6]	StatOut[5]	StatOut[4]	StatOut[3]	StatOut[2]	StatOut[1]	StatOut[0]
$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\Omega$	0	LOS	00F	L <sub>O</sub> P	AIS-L	RDI-L	AIS-P	RDI-P	<b>LOCD</b>
1	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	0	OutStat[7]	OutStat[6]	OutStat <sup>[5]</sup>	OutStat[4]	OutStat[3]	OutStat[2]	OutStat[1]	OutStat[0]
х	X	X		X	Rx Clock Output	Rx Data Output	<b>Rx</b> Channel Indicator	Note 1	Note 1	Note 1	Note 2	Note 2
X	X	X	X	1	Rx Clock Output	Rx Data Output	<b>Rx</b> Channel Indicator	Note 1	Note 1	Note 1	Note 2	Note 2
X	1	X	X	X	Note 1	Note 1	Note 1	<b>Tx Clock</b> Output	<b>Tx Channel</b> Indicator	Tx Cell Sync	Note 2	Note 2
X	X	1	X	X	Note 1	Note 1	Note 1	<b>Tx Clock</b> Output	<b>Tx Channel</b> Indicator	Tx Cell Sync	Note 2	Note 2

<span id="page-47-0"></span>*Table 2-4. LStatOut Configuration*

*NOTE(S):*<br>(1) Apv. c

Any combination of the four Data Link control bits is allowed and overrides the StatPinMode bit for StatOut[7:2]. StatOut pins not being used for the Data Link operate as determined by StatPinMode.

(2) StatOut[1] and StatOut[0] are only controlled by StatPinMode and are unaffected by the Data Link control bits.

*ATM Physical Interface (PHY) Devices 2.3 SONET/SDH Framer and Overhead Processor*



or EnTxLinDL are set.

StatOut [2]: This pin outputs a pulse at the beginning of every cell slot time, (both idle and data cells), synchronized to the UTOPIA transmit side. This is provided for SAR scheduling activities.

StatOut [3]: This becomes the transmit Data Link indicator, TxDLI, output. Serial data provided on DLTxData when this pin is high is transmitted in octets D1, D2, and D3. When this line is low, data from the DLTxData pin is inserted into octets D4 through D12.

StatOut [4]: The transmit clock for DL data is output on this pin.

*Data Link Receive* Access to incoming octets D1–D12 is provided via the StatOut[5], StatOut[6], and StatOut[7] pins. This function is controlled by bits 0 and 1 of the RXLIN, 0x46, register as shown on [page 45](#page-144-0). When either of these bits is set high, the StatOut pins are defined as follows:

> StatOut[5]: This becomes the Receive Data Link indicator, RxDLI, output. Incoming octets D1, D2, and D3 are output serially on StatOut[6] pin when this output is high. When this line is low, data from octets D4 through D12 are output serially on StatOut [6] pin.

StatOut [6]: This pin outputs the incoming data in a serial bit stream synchronized to the clock on StatOut[7].

StatOut [7]: This output is the serial data clock for incoming data and is synchronized with StatOut [6].

Refer to [Section 5.1.6](#page-186-0) for the Data Link timing.



## **2.3.3 Line Overhead**

The Line Overhead handles the transport of path-level payloads across the physical medium. This layer of the overhead provides synchronization and multiplexing functions for the Line layer. These functions include maintenance and line protection. The Section Overhead must be terminated before the Line Overhead can be accessed. The transmit and receive functions of the Line Overhead are described in [Table 2-5.](#page-50-0)

<b>Byte</b>	<b>Transmit</b>	Receive		
H1/H2	620A/93FF hex pointer	Full GR.253 pointer processor		
H <sub>3</sub>	$00$ hex	Used in pointer processor		
B <sub>2</sub>	Calculated, error insertion	Checked, errors counted		
K1/K2	Insertable via register	Checked, interrupt on change		
D <sub>4</sub> -12	00 hex or external serial access	External serial access		
S <sub>1</sub>	Insertable via register	Checked, interrupt on change		
Z <sub>2</sub>	Generated from the contents of TXZ2	Checked, interrupt on change after a 3 frame integration		
M1	Line REI inserted	Checked, errors counted		

<span id="page-50-0"></span>*Table 2-5. Line Overhead Transmit and Receive Functions*

**2.3.3.1 H1, H2, and H3** Bytes H1, H2, and H3 in the STS-3c/STM-1 frame are fixed on the transmit side to locate path overhead byte J1 immediately after the  $Z0<sub>2</sub>$  byte of the Section Overhead. The receive side performs all processing according to GR-253.

<span id="page-51-0"></span>



**2.3.3.2 Loss of Pointer** A Loss of Pointer (LOP) condition is declared when eight frames of invalid H1, H2 octets are detected. This condition is cleared when three valid H1, H2 pointer frames occur. LOP is described in register RXLIN (0x46) bit 7.

**2.3.3.3 B2-1, B2-2, and B2-3** The Line BIP-8 bytes, B2-1, B2-2, and B2-3, are used for line error monitoring. Similar to the B1 byte in the Section Overhead, B2 also uses Bit Interleaved Parity (BIP-24) code with even parity. It contains the result from the calculation of all the bits of the line overhead and STS-1 envelope capacity of the previous STS-1 frame before scrambling.

One byte (either B2-1, B2-2, or B2-3) in the Line Overhead is allocated for a Line BIP-8 calculation on each STS-1 line within the STS-3c/STM-1 section. The Line BIP-8 is calculated for all the bits of the STS-1 line Overhead and Envelope Capacity of the previous frame before scrambling. Thus, in an STS-3c/STM-1 signal, 3 bytes (B2-1, B2-2, and B2-3) are used for the error monitoring function.

As many as 192 k errors per second can be detected. The errors are accumulated in an 18-bit counter (B2CNTL, B2CNTM, B2CNTH; 0x50, 0x51, 0x52). The counter is latched so that it can continue counting while the latch is being read. This prevents loss of any error counts.

Errors can be inserted via register ERRINS (0x06), bits 5, 4, and 3. Bit 5 corresponds to B2-1, bit 4 corresponds to B2-2, and bit 3 corresponds to B2-3.

**2.3.3.4 APS Threshold** Automatic Protection Switching (APS) thresholds are monitored by estimating the incoming Bit Error Rate (BER) and setting an alarm status bit and interrupt when the programmed threshold is crossed. Two thresholds are supported: one for Signal Degrade (SD) and one for Signal Fail (SF). Each threshold is programmable for BER levels from  $10^{-3}$  to  $10^{-9}$  in the APSTHRESH register (0x09). [Table 2-7](#page-53-0) describes the programming range for the thresholds in APSTHRESH. The alarm clearing threshold and observation time are automatically set to 1/10 of the programmed alarm detection threshold.



<span id="page-53-0"></span>

Mindspeed recommends setting the logic reset bit when changing values.

The implementation supports the APS switch initiation time requirements shown in [Figure 2-9](#page-54-0) (from Bellcore Standard *GR-253-CORE*). The implementation estimates the incoming BER to a >95% confidence level by observing the number of errors per frame as monitored by the B2 line BIP bytes. [Table 2-11](#page-64-0) describes the required confidence interval for estimating BER versus programmed threshold level. In addition, Table 2-8 describes the actual observation time implemented by the CX28250 threshold monitor. This time is the maximum interval for the CX28250 to notify via status/interrupt that the programmed threshold has been crossed. These alarm notification times allow software time to process the interrupt and initiate the switching function within the required switch initiation time.

If the incoming BER is actually higher than the programmed threshold, notification takes place in the amount of time listed for the threshold that matches the incoming BER. For example, if the SF threshold is programmed to monitor for BER at a level of  $10^{-5}$  (notification time 16 ms or less) but the actual incoming BER is  $10^{-3}$  the SF status/interrupt is set within 1 ms instead of waiting until the end of the 16 ms window. This allows switch initiation to begin based on the actual incoming BER level versus the programmed level as required by Bellcore Standard GR-000253-CORE. Alarm clearing (when the BER drops below 1/10 of the programmed threshold) requires observation of the BER for the entire duration of the window as listed for the programmed threshold level. Interrupts occur both when the detection threshold is crossed (BER exceeds programmed threshold) and when the alarm is cleared (BER is below 1/10 of the programmed threshold).

*ATM Physical Interface (PHY) Devices 2.3 SONET/SDH Framer and Overhead Processor*



<span id="page-54-0"></span>*Figure 2-9. Switch Initiation Time Graph*





**2.3.3.9 S1** Bits 5–8 of the Synchronization Status byte, S1, are used to convey the synchronization status of the network elements. Bits 1–4 are currently undefined. These status messages provide an indication of the quality of the synchronization source of the SONET signal. This allows the network elements to determine the best synchronization reference available and reconfigure their synchronization references autonomously without creating timing loops. The S1 byte can be read from RXS1 ( $0x16$ ). It can be transmitted by writing to TXS1 ( $0x12$ ). The values of the S1 byte are described in [Table 2-8](#page-56-0).

Acronym	<b>Description</b>	Quality Level	<b>Lower Nibble</b> Bits 5,6,7,8
<b>PRS</b>	Stratum 1 Traceable	1	0001
<b>STU</b>	Sync - Traceability Unknown	$\overline{2}$	0000
ST <sub>2</sub>	Stratum 2 Traceable	3	0111
ST <sub>3</sub>	Stratum 3 Traceable	4	1010
<b>SMC</b>	SONET Min Clock Traceable	5	1100
ST <sub>4</sub>	Stratum 4 Traceable	5	1100
<b>DUS</b>	Do not use for Sync	7	1111
<b>RES</b>	Reserved for Network Sync Use		1110

<span id="page-56-0"></span>*Table 2-8. S1 Byte Description*

**2.3.3.10 M1** The M1 byte handles automatic Line REI. It is used to inform the far end transmitting equipment that the receiving end is getting errors on the data blocks being sent to it. In practice, the receiver counts the block errors received in a frame (based on B2 bytes) and uses M1 to transmit the number of errors back to the sending equipment. An interrupt is generated when the received M1 octet indicates error counts other than 0.

## **2.3.4 Path Overhead**

The Path Overhead checks for end-to-end communication integrity. The Section and Line Overhead must be terminated before the Path Overhead can be accessed. The transmit and receive functions of the Path Overhead are listed in [Table 2-9](#page-56-1).

<span id="page-56-1"></span>



**2.3.4.1 J1** The Path Trace byte, J1, is a circular 64-byte buffer that carries the Path Trace message, so a receiving Path Terminating Equipment (PTE) can verify continued connection to the transmitting PTE. This buffer overwrites when full. This message is user programmable but generally is an 8-bit ASCII CLLI<sup>TM</sup> code padded with ASCII NULL characters and terminated with CR and LF characters making up 64 bytes total. If Path Trace is enabled, the user is required to enter a message or the current contents of the transmit buffer will be transmitted. If J1 is disabled, then 64 zeros are transmitted. J1 can be disabled via register TXPTH (0x0E), bit 7. The J1 transmit buffer is located in register TXPTHBUF (0x69). The J1 receive buffer is RXPTHBUF (0x6B). If the incoming message differs from the data stored in the receive buffer from the previous message received, an interrupt appears in register PTHINT (0x3F) bit 1.

[Figure 2-10](#page-57-0) illustrates how the J1 buffer behaves during transmission and reception.

<span id="page-57-0"></span>



100992\_012a

- *In the -26 Version Only* A receive trace message must be received three times before a new value is latched into the receive trace buffer. At the completion of the three frame integration period an interrupt will be generated to signal that the trace message contents have changed. Intermittent changes to these bytes over consecutive frames will not trigger erroneous interrupts. This reduces the impact on software performance and effort.
	- Receive J1 trace buffer contents are updated as described above at all times except during LOS, LOF, AIS-L, AIS-P, or LOP-P conditions. During these conditions, the buffer contents will remain unchanged from previous values.
	- Transmit buffer contents are transmitted at all times (when enabled) regardless of any incoming receive errors.

*NOTE:* It takes 192 SONET frames to transmit 3 complete trace buffers.

**2.3.4.2 B3** The Path BIP-8 byte, B3, is allocated for path error monitoring. The path B3 byte is calculated over all bits of the previous STS SPE frame before scrambling, using bit-interleaved parity 8 code with even parity. As many as 64 k errors per second can be detected. B3 can be disabled by writing bit 6 in the TXPTH  $(0x0E)$  register to 1.

> In addition to counting B3 errors, the CX28250-26 version of the device has programmable BER thresholds to allow the generation of interrupts. This is identical to the APS (B2) error reporting except the thresholds are programmable from  $10^{-4}$  to  $10^{-9}$  (refer to [Table 2-7](#page-53-0)). This only applies to the CX28250-26 version.

**2.3.4.3 C2** The Path Signal label byte, C2, identifies the type of payload being received. The default code transmitted by the CX28250 is 13 hex for ATM mapping. However, it can be changed to any other value in the TXC2 register  $(0x13)$ . The receiver expects 01, 13, FC, or FF hex to be received as valid code words. The SONET block monitors the incoming C2 and generates one of two possible interrupts if 5 consecutive invalid values are received. If the received value is 00 hex, an Unequipped Path (Uneq-P) interrupt is generated in bit 2 in the PTHINT register (0x3F). If any other invalid value is received, a Payload Label Mismatch in Path (PLM-P) interrupt is generated in bit 3 in the PTHINT register.

**2.3.4.4 G1** The Path Status byte, G1, is used to convey path terminating status and performance monitoring information back to an originating STS PTE. This feature permits the status and performance of the complete duplex path to be monitored at either end, at any point along that path. Bits 1–4 contain the Remote Error Indication (REI) count, which is the number of errors indicated by the B3 byte. The REI bits have nine valid values (0000–1000). A value greater than 8 is counted as having no errors. Bits 5–7 are a path RDI (yellow alarm) indication.

Bits 5–7 in the G1 byte are used for Path RDI (RDI-P) indications. The transmitter automatically generates RDI-P indications in these three bits if the AutoPthRDI control (bit 1 in TXPTH 0x0E) is set to a 1. [Table 2-10](#page-59-0) lists the values that are transmitted for various receiver alarm conditions. The user can override these values by setting AutoPthRDI to 0 and directly writing the desired value to be transmitted into TXPTH bits 3–1.

<b>Receiver Defect</b>	Transmitter G1 (bits 5-7)
<b>None</b>	000
PI M-P	010
AIS-P, LOP-P, LOS, LOF, AIS-L	101
UNEO-P	110

<span id="page-59-0"></span>*Table 2-10. Transmitted RDI-P Values*

The receiver observes the incoming G1 byte to monitor for RDI-P alarms. When 10 consecutive frames of the same value are received, the value is latched into RXG1 (0x19) so that it can be read. An interrupt is generated if the new value represents an alarm condition change. Interrupts are generated when entering and exiting alarm conditions. The EnhanceRDI control bit (ENPTH 0x37 bit 0) determines whether only bit 5 is observed (set to 0 to interwork with old equipment) or bits 5–7 are observed (set to 1 to conform to new equipment standards). [Table 2-11](#page-59-1) summarizes the receiver RDI-P interpretation.

Incoming RDI-P G1 bits 5-7	$FnhanceRDI=0$ Interpretation	$FnhanceRDI=1$ Interpretation		
000	No remote defect	No remote defect		
001	No remote defect	No remote defect		
010	No remote defect	Remote payload defect		
011	No remote defect	No remote defect		
100	Remote defect	No remote defect		
101	Remote defect	Remote server defect		
110	Remote defect	Remote connectivity defect		
111	Remote defect	No remote defect		

<span id="page-59-1"></span>*Table 2-11. Receiver RDI-P Interpretation (For the CX28250-23)*

*ATM Physical Interface (PHY) Devices 2.3 SONET/SDH Framer and Overhead Processor*

Path RDI (RDI-P) interrupt generation and RXG1 byte monitoring has been enhanced as follows in the -26 version of the device:

- **1.** A received RDI-P signal is considered valid when the same value in Bit 5, 6, 7 of the G1 byte is received in 10 consecutive frames
- **2.** The following RDI-P signals are considered "non defect-indicating": 000, 011 (non-enhanced), and 001 (enhanced)
- **3.** The following RDI-P signals are considered "defect-indicating": 100, 111 (non-enhanced), and 010, 101, 110 (enhanced)
- **4.** The status bit (in RXPTH) now reflects the state of the last valid RDI-P signal received (i.e. defect, or no defect)
- **5.** Interrupts are generated only when a newly received RDI-P signal satisfies one of the following, as compared to the previous RDI-P signal:
	- **a.** If the newly received RDI-P signal represents a transition of "defect-indicating" state (i.e., from "non defect-indicating" to "defect-indicating", or vis-a-vis)
	- **b.** A new (different) defect-indicating signal has been received as compared to the previous defect-indicating signal.

[Table 2-12](#page-60-0) summarizes RDI-P signal transitions in accordance with the GR-253 requirements outlined.

<span id="page-60-0"></span>*Table 2-12. ERDI Interrupt (CX28250-26 only)*

		From G1[5:7]								
		000	001	010	011	100	101	110	111	
	000	no	no	yes	no	yes	yes	yes	yes	
	001	no	no	yes	no	yes	yes	yes	yes	
	010	yes	yes	no	yes	yes	yes	yes	yes	
	011	no	no	yes	no	yes	yes	yes	yes	
To G1[5:7]	100	yes	yes	yes	yes	no	yes	yes	no	
	101	yes	yes	yes	yes	yes	no	yes	yes	
	110	yes	yes	yes	yes	yes	yes	no	yes	
	111	yes	yes	yes	yes	no	yes	yes	no	

#### **2.3.4.5 InsPthAIS Input Pin (Insert Path AIS)**

When asserted high, this input forces the CX28250 to generate an AIS-P, which has the same effect as setting the InsPthAIS, bit 4 of the TXPTH register.

**2.3.4.6 PFOut Output Pin (Path Fail)**

This output is controlled by the EnPFOut register, 0x6F. If any of the status bits shown in [Figure 2-14](#page-78-0) are asserted, the PFOut pin goes high and stays high until all enabled status bits are low.

## **2.3.5 SONET Frame Scrambler**

Each SONET Network Element (NE) must have the capability to derive the clock timing from the incoming OC-3c signal. All transmitted OC-3c signals are timed from this clock. Therefore, it is important to maintain the 1s density in the data stream to ensure enough data transitions for robust clock recovery. The technique commonly used with modems, called scrambling and descrambling, is used in SONET to make the data appear to be more random.

This process uses a frame synchronous scrambler with a sequence length of 127, operating at the line rate. The generating polynomial is  $1+x^6+x^7$ . The scrambler is reset to 1111111 on the most-significant bit of the J1 byte. This bit and all the subsequent bits to be scrambled are added, modulo 2, to the output from the  $x^7$  position of the scrambler. Everything but the first row of the section overhead is scrambled. This scrambling occurs just before the signal is passed to the PMD sublayer. Scrambling can be disabled by setting bit 7 in register TXSEC (0x0C). All 0s can be sent after scrambling for diagnostic purposes.

*ATM Physical Interface (PHY) Devices 2.4 ATM Cell Processor*

# *2.4 ATM Cell Processor*

The CX28250 ATM cell processor block is responsible for recovering cell alignment using the HEC octet, performing header error correction, and descrambling the payload octets. The resulting ATM cells are then passed to the ATM layer via the UTOPIA interface. Simultaneously, the ATM block is receiving data from the ATM layer, optionally calculating the HEC, formatting the 48-octet payload segments into 53-octet ATM cells, and sending the cells to the SONET block. If no data is being received from the ATM layer, the cell processor generates idle cells based on the data programmed into the associated registers.

The CX28250 has all the counters necessary for capturing ATM error events and performs the payload CRC calculations as required by the AAL formats. It generates cell status bits, cell counts, and error counts.

### **2.4.1 ATM Cell Transmitter**

The ATM cell transmitter controls the generation and formatting of 53-octet ATM cells that are sent to the Framer block. The ATM transmitter block formats an octet stream containing ATM data cells from the ATM layer device when such cells are available. All 53 octets of the data cells can be obtained from the external data source and formatted into the outgoing octet stream.

This block calculates the HEC octet in the outgoing cell from the header field. The calculated HEC octet can be inserted in place of the incoming data octet by writing DisHEC (bit 7) in the CGEN register (0x04) to a logic 0. For testing purposes, this HEC octet can be corrupted by XORing the calculated value with a specific error pattern input set in the ERRPAT register (0x07). This HEC error is achieved by writing InsHECErr (bit 1) in the ERRINS register (0x06) to a logic 1. The remaining 48-octet payload field of the outgoing cell is obtained from the external data source. The payload is normally scrambled. This can be disabled by setting bit 2 of the TXSEC register.

When no data is coming from the ATM layer, the CX28250 inserts idle cells automatically in the outgoing data stream unless bit 0 of TXCELL is set to 1. The payload of these cells is read from the Transmit Idle Cell Payload Control register, IDLPAY (0x05). The 4-octet header field for these idle cells comes from the TXIDL1-4 registers (0x20-23). The HEC octet is calculated and inserted automatically. The payload field is filled with the octet contained in the IDLPAY register  $(0x05)$ .

In normal operation, the 4-octet header field in the outgoing cell is passed on from the ATM layer device. Header patterns can be modified in the TXHDR1-4 registers (0x1C - 0x1F) and inserted into outgoing cells in place of header bytes received from the ATM layer. Bits 0-4 in the CGEN register (0x04) control whether the original header cells or the replacement cells are sent.

*2.4 ATM Cell Processor ATM Physical Interface (PHY) Devices*



EC field. If the first 4 bytes in the header are 0, the HEC derived from these bytes is also 0. When this occurs and there are strings of 0s in the data, the receiver cannot determine cell boundaries. Therefore, it is recommended that the value 55 hex be added to the HEC before transmission. To enable the HEC coset on the transmit side, set bit 6 in register CGEN (0x04) to 1. To enable the receive HEC coset, set bit 4 in register CVAL (0x08) to 1.

### **2.4.2 ATM Cell Receiver**

The ATM cell receiver performs cell delineation on incoming data cells by searching for the position of a valid HEC field within the cell. The HEC coset can be either active or inactive, which is determined in bit 4 in the CVAL (0x08) register.

**2.4.2.1 Cell Delineation** The ATM block receives octets from the SONET block and recovers ATM cells by means of cell delineation. Cell delineation is achieved by framing ATM cell boundaries using HEC coding. Four consecutive bytes are chosen, and the HEC value is calculated. The result is compared with the value of the following byte. This "hunt" is continued by shifting this 4-byte window, one byte at a time, until the calculated HEC value equals the received HEC value. When this occurs, a pre-sync state is declared, and the next 48 bytes are assumed to be payload. The ATM block calculates HEC on the 4 bytes following this payload, assuming that a new cell has begun. If seven consecutive header blocks are found, synchronization is declared. If any HEC calculation fails in the pre-sync state, the process begins again (see [Figure 2-11\)](#page-64-0). Synchronization is held until seven consecutive incorrect HECs are received. At this time, the hunt state is reinitiated.

> When LOCD occurs, an interrupt is generated and the CX28250 automatically enters the hunt mode. However, the payload is still being scrambled by the far-end transmitter, leaving only the headers unscrambled. This means that the only repetitive byte patterns in the data stream that meet the cell delineation criteria are valid headers.

#### <span id="page-64-0"></span>*Figure 2-11. Cell Delineation Process*



When in the sync state of cell delineation, cells are passed to the ATM block if the HEC is valid. If a single-bit error in the header is detected, the error is corrected, optionally, and the cell is passed to the ATM block. If HEC checking is enabled and HEC correcting is disabled (bit 3 in the CVAL register [0x08]), cells with single-bit HEC errors are discarded. If a multi-bit error is detected, the cell is dropped. Once either type of error is noted, all subsequent errored cells are dropped until a valid cell is received. This rule applies even for single-bit errors that could be corrected. Once a valid cell is detected, the process begins again. (See [Figure 2-12](#page-64-1).)

<span id="page-64-1"></span>*Figure 2-12. Header Error Check Process*



*2.4 ATM Cell Processor ATM Physical Interface (PHY) Devices*



<span id="page-65-0"></span>



1. The HEC Error Correction circuit is independent of the DisHECChk control bit. The CX28250 will correct single bit errors even when the DisHECChk is enabled (assuming that the EnHECCor bit is set to 1).

#### *ATM Physical Interface (PHY) Devices 2.4 ATM Cell Processor*

**2.4.2.3 Cell Screening** The CX28250 provides two optional types of cell screening. The first type, idle cell rejection, prevents idle cells from being passed on. The second type, user traffic screening, compares the incoming bits to the values in the receive cell header registers. Cells are rejected or accepted based on the bit patterns of their headers.

> Idle cell rejection is enabled in bit 6 of the CVAL register (0x08). If this bit is set to 1, all incoming cells that match the contents of the Receive Idle Cell Header Control registers, RXIDL1-4 (0x2C-2F), are rejected. Individual bits in the Receive Idle Cell Mask Control registers, IDLMSK1-4 (0x30-33), can be set to be treated as matching, regardless of their value. If idle cell rejection is disabled, cells pass directly to user traffic screening.

> User traffic cell screening is similar to idle cell screening in that the incoming cells are compared to the Receive Cell Header Control registers, RXHDR1-4 (0x24-27). Individual bits in the Receive Cell Mask Control registers, RXMSK1-4 (0x28-2B), can be set to 1 or a don't care state, causing the corresponding bits of the incoming cell to be treated as matching, regardless of their values. The RejHdr bit (bit 7) in the CVAL register (0x08) determines whether matching cells are rejected or accepted. If it is set to 0, matching cells are accepted. If set to 1, matching cells are rejected. See [Table 2-14](#page-66-0) and [Table 2-15](#page-66-1).

<span id="page-66-0"></span>



<span id="page-66-1"></span>



## **2.4.3 Cell Payload Scrambler**

The ATM standard requires cell payload scrambling in order to ensure that only valid headers are found in the cell delineation process. Scrambling randomizes any repeated patterns or other data strings that could be mistaken for valid headers.

Payload scrambling uses the polynomial  $x^{43}+1$  to scramble the payload, leaving the 5 header bytes untouched. Payload scrambling is enabled by setting bit 5 in register CGEN (0x04).

Descrambling uses the same polynomial to recover the 48-byte cell payload. The descrambler polynomial is self-synchronizing. It can be enabled by writing bit 5 in register CVAL (0x08) to 1.

*ATM Physical Interface (PHY) Devices 2.5 UTOPIA Interface*

# *2.5 UTOPIA Interface*

The CX28250 uses the ATM Forum's UTOPIA interface as its host interface to communicate with the ATM layer device. This interface is UTOPIA Level 2 compliant and UTOPIA Level 1 compatible. In brief, these two specifications are described as follows:

- UTOPIA Level 1: This is an 8- or 16-bit interface designed for data rates up to 200 Mbps. Both octet-level and cell-level handshaking are supported at a clock rate of 25 MHz. Octet-level handshaking requires the PHY to guarantee the acceptance of at least 4 bytes before it asserts the TxFull control line. In Cell level, it must guarantee the transfer of at least one entire 53-byte cell.
- UTOPIA Level 2: This interface provides all the features of Level 1 plus several enhancements. Level 2 defines multi-PHY functionality, allowing up to 31 PHYs to interface to one ATM layer device.This interface uses either 8-bit or 16-bit wide data buses and cell-level handshaking. The 16-bit mode, which can run at 50 MHz, supports data rates up to 800 Mbps.

When using a single PHY, Mindspeed recommends using the 8-bit, Level 1 interface with cell handshaking unless the higher data rates are required. This reduces board size, layout complexity, and EMI with no performance impact at 155.52 Mbps.

The UTOPIA mode is selected by bit 5 of the UTOP1 register. The power-on default value of this bit is controlled by the UtopMode pin (for the CX28250-26 only). Refer to [Table 1-1](#page-22-0) for a description of this pin.

## **2.5.1 UTOPIA Transmit and Receive FIFOs**

The CX28250 UTOPIA block has two sections, transmit and receive, each of which has a 4-cell FIFO buffer. ATM cell data is placed in the transmit FIFOs where it can then be passed to the SONET framing block. On the receive side of the UTOPIA interface, incoming cells are stripped of SONET overhead, converted to ATM formatted cells, and placed in the receive FIFO until sent out.

*NOTE:* By convention, data being transferred from the PHY to the ATM layer is labelled *received* data and data from the ATM layer to the PHY is called *transmitted* data.

The CX28250 has two bus width options, 8-bit or 16-bit, which are selected in bit 3 of the UTOP1 register (0x0A). The protocols and timing are the same in both modes except that 8-bit mode uses only the lower half of the data bus  $(TxData[7:0]$  and  $RxData[7:0]$ .

Note that the power-on default value for the UTOP1 register bit 3 is controlled by the UBusWidth pin (for the CX28250-26 only). Refer to [Table 1-1](#page-22-0) for a description of this pin.

In 8-bit mode, each ATM cell consists of 53 bytes (see [Table 2-16](#page-69-0)). The first 5 bytes are used for header information. The remaining bytes are used for payload.

<span id="page-69-0"></span>*Table 2-16. Cell Format for 8-bit Mode*

Bit 7		Bit 0
	Header 1	
	Header <sub>2</sub>	
	Header 3	
	Header 4	
	UDF1 (HEC) (byte 5)	
	Payload 1	
	İ	
	Payload 48	

In 16-bit mode, the cells consists of 54 bytes (see [Table 2-17\)](#page-69-1). The first 5 bytes contain header information. The sixth byte, UDF2, is required to maintain alignment but is not read by the CX28250. The remaining bytes are used for payload.

<span id="page-69-1"></span>



*NOTE:* Normally, the HEC is calculated by the PHY and put in byte 5, UDF1. However, setting bit 7 of the CGEN register (0x04) to 1 disables HEC calculation. In this case, data inserted by the ATM layer into byte 5 is transmitted by the PHY.

*ATM Physical Interface (PHY) Devices 2.5 UTOPIA Interface*

#### **2.5.2.1 User defined UDF2 value (receive only)**

When running in UTOPIA level 2, 16 bit mode, specify the contents of the UDF2 octet being sent from the PHY to the ATM layer by writing the desired value to the UDF2 control register, 0x74. This can be used to "label" incoming cells with the UTOPIA port number that received them.

This octet is ignored in UTOPIA level 1 or UTOPIA level 2, 8 bit mode.

## **2.5.3 UTOPIA Parity**

The CX28250 supports even and odd parity, which is controlled by bit 2 of the UTOP1 register (0x0A). The parity on received data is calculated for either 8 bits or 16 bits, according to the selected bus width in bit 3 of the UTOP1 register (0x0A). The result is output on URxPrty.

Likewise, the parity on transmitted data is calculated for either 8 bits or 16 bits, according to the selected bus width. The calculated result should match the bit present on UTxPrty. If it does not match, a parity error has occurred. This error can be observed either in the ParErr bit (bit 7) in the TXCELL register (0x48) or in the ParErrInt bit (bit 7) in the TXCELLINT register (0x40). Systems that do not use parity should disable the generation of interrupts caused by parity errors by writing bit 7 of the ENCELLT register (0x38) to 0.

## **2.5.4 UTOPIA Multi-PHY Operation**

The CX28250 supports multi-PHY operation as described in the UTOPIA Level specification (af-phy-0039.000; visit the web site: http://www.atmforum.com). Three primary functions are involved in this operation: polling, selection, and data transfer. These functions are basically the same for both the transmit and receive sides of the UTOPIA bus. The following example describes the transmit functions.

The ATM layer UTOPIA controller polls the connected PHY ports by transmitting the port addresses on the UTxAddr lines. If a port is ready to transfer data, it asserts UTxClAv. The controller determines which port is to transfer data and selects that port by transmitting its address. The controller then asserts UTxEnb\* to allow the PHY to transfer data on the UTxData lines. UTxEnb\* is deasserted when the transfer is completed. Polling can continue during the data transfer process but not during port selection. It operates independently of the state of UTxEnb\*.

To pause the data transfer process, UTxEnb\* can be deasserted. To continue the transfer, the controller must reselect the port by transmitting its address one clock cycle before asserting UTxEnb\*. The controller must ensure that the cell transfer from this port has been completed, to avoid a start-of-cell error.

The CX28250 has a UTOPIA receiver output disable feature which allows the user to set up redundant or back-up PHYs with the same UTOPIA address on the same UTOPIA bus. In this setup, both PHYs' transmitters are enabled, sending out identical data streams. Both PHYs' receivers are enabled, but only one is transferring data to the ATM device. The receiver output is disabled in the backup PHY by writing the UtopDis, bit 5, in the UTOP2 register (0x0B) to a logic 1. This disable places five of the backup PHY's signals; URxData, URxPrty, URxSOC, URxClAv, and UTxClAv; in a high-impedance state, preventing data and control signals from being passed to the ATM layer device. The disabled receiver flushes its FIFOs at the same rate as the enabled one, but all data it has received, except the last four cells, is lost. Should the primary PHY device encounter an unacceptable error rate, software can quickly enable the backup PHY and disable the primary PHY, reducing cell loss in the transition.

*NOTE:* To facilitate multi-PHY operation, the CX28250 assigns a different address to each of its ports by default.
*ATM Physical Interface (PHY) Devices 2.5 UTOPIA Interface*

# **2.5.5 Handshaking**

The CX28250 provides both cell-level and octet-level handshaking on its UTOPIA interface (only cell-level is used in Level 2). The primary distinction between these two levels is the amount of data that is sent or received. Octet-level sends and receives four octets at a time, while cell-level sends and receives a full cell at a time, depending on FIFO size and availability. In octet-level handshaking, UTxClAv is an active low, FIFO full indicator. In cell-level, it is an active high, cell buffer available indicator. These two options are selectable in the Handshake bit, bit 4, of the UTOP1 register (0x0A).

TxClAv (transmit cell available): The CX28250 implementation of TxClAv is designed to provide a 'look ahead' feature to allow the ATM layer to anticipate when the FIFOs will be full. The UTOPIA layer polls the port to determine if that port has room for a cell. In response, the port asserts (logic 1), the TxClAv line if it has room and de-asserts (0) the line if it does not have room. The threshold is controlled by bits [1:0] in the UTOP1 register as listed in [Table 2-18](#page-72-0). For maximum performance when using a standard ATM layer device, Mindspeed recommends leaving these set to 00.

Bit	<b>Default</b>	<b>Name</b>	<b>Description</b>
		TxFill[1]	These bits set the Transmit FIFO Fill Level threshold for UTxClAv pin.
		TxFill[0]	00-The TxClAv line will be asserted if the UTOPIA FIFO can accept at least 1 more complete cell. 01-The TxClAv line will be asserted only if the UTOPIA FIFO has room for least 2 more cells. 10-The TxClAv line will be asserted only if the UTOPIA FIFO has room for at least 3 more cells. 11-The TxClAv line will be asserted only if the UTOPIA FIFO can accept at least 3 more cells.

<span id="page-72-0"></span>*Table 2-18. UTOP1 Register, Bits [1:0]*

# *2.6 Microprocessor Interface*

The microprocessor interface transfers control and status information in 8-bit data transfers between the external microprocessor and CX28250 by means of write and/or read access to internal registers. This interface allows the microprocessor to configure the CX28250 by writing various control registers. These control registers can also be read for configuration confirmation. This interface also provides the ability to read the device's current condition via its status registers and counters. Summary status is available for rapid interrupt identification.

The microprocessor interface has two primary modes of operation: an asynchronous, SRAM-like interface and a synchronous interface. The MSyncMode pin determines which mode is active.

For the asynchronous interface, the microprocessor interface pins are defined as follows: MAcsSel, MCs\*, MRd\*, MWr\*, MInt\*, MRdy, MAddr, MData. In this mode, the MRd\* and MWr\* strobes direct the data transfers. The asynchronous interface has two secondary operating modes: a high-performance access mode and a low-power access mode. The MAcsSel pin determines which access mode is active. These modes allow for trade-offs between speed and power required for various applications.

For the synchronous interface, the microprocessor interface pins are defined as follows: MClk, MCs\*, MW/R\*, MAs\*, MInt\*, MAddr, MData. In this mode, the timing of these signals is synchronized to MClk, which is intended to be directly driven by the external microprocessor. The synchronous interface is compatible with the Bt8230 and Bt8233 SAR devices, providing no-wait-state operation.

## **2.6.1 Microprocessor Clock**

Two pins determine the behavior of the micro interface clock circuits: MClk (pin L3) and MsyncMode (pin M1).

- MClk-MAcsSel: This is a dual mode pin. If the device is configured for synchronous operation this is the clock input for the microprocessor interface. See the timing diagrams in [Chapter 5.0](#page-168-0).
- MSyncMode selects either the synchronous mode or the asynchronous mode. When tied high the async mode is selected; this is used mainly for Mindspeed SARs. When tied low, it configures the device for the async mode as used by most general purpose processors.

When using the asynchronous mode, this pin selects either the high speed access or low power access. In either case, the microprocessor clock is internally derived from the LPLLClk input. When tied high, for high speed access, the internal clock samples the microprocessor inputs at an 80 ns rate. When tied low, for low power, the internal clock samples the inputs at 130 ns.

*ATM Physical Interface (PHY) Devices 2.6 Microprocessor Interface*

## **2.6.2 Status and Control**

Several registers provide status and control information to the microprocessor. Status information includes interrupts, counters, and generic functional status. Control information includes configuration and real-time control, according to the specific function of each control register. There are two types of status input: live and latched. Live status provides the current status of the device. Latched status is used for rapidly changing states to capture information until it can be read.

This device contains general purpose status and control functions, such as a master reset, output status, and device part number and revision. The software-controlled Master Reset, GEN register (0x00) bit 0, restarts all device functions and sets the control and status registers to their default values. The OUTSTAT register (0x02) provides a means for controlling external devices via the OutStat pins (1-5 and 126-128). It is enabled by setting the StatPinMode (bit 2) of the GEN register (0x00). The VER register (0x03) uniquely identifies the device and revision level.

# **2.6.3 Counters**

The CX28250 counters record events within the device. There are two types of events: error events, such as Section BIP errors, and transmission events, such as transmitted ATM cells.

Counters which are comprised of more than one register must be accessed by reading the least significant byte first. This guarantees that the value contained in each component register accurately reflects the composite counter value at the time the least significant byte was read since the counter may be updated while the component registers are being read.

Each counter is large enough to accommodate the maximum number of events that may occur within a one-second interval. The counters are cleared after being read. Therefore, if the counters are read every second, the application receives an accurate recording of all event occurrences.

## **2.6.4 One-second Latching**

Mindspeed's implementation of one-second latching ensures the integrity of the statistics being gathered by the network management software. Internal statistics counters can be latched at one-second intervals, which are synchronized to the OneSecIn pin. Therefore, the data read from the statistic counters represents the same "one second" of real-time data, independent of network management software timing.

The CX28250 implements one-second latching for both status signals and counter values. When the EnStatLat bit  $(5)$  in the GEN register  $(0x00)$  is written to a logic 1, a read from any of the status registers returns the state of the device at the time of the previous OneSecIn pin assertion. When the EnCntrLat bit (4) in the GEN register  $(0x00)$  is written to a logic 1, a read from any of the counters returns the state of the device at the time of the previous OneSecIn pin assertion. Thus the counters are updated once per second.

The OneSecIn pin is intended to be asserted at one-second intervals. This can be achieved by connecting the OneSecIn pin to the OneSecOut pin. The OneSecOut signal is derived from the 8kHzIn pin. This signal is asserted for one 8kHzIn clock period, every 8,000 8kHzIn periods. If 8kHzIn is being driven by an 8 kHz clock, the OneSecOut signal is asserted every second.

*NOTE:* When latching is disabled and a counter is wider than one byte, the LSB should be read first which retains the values of the other bytes for a subsequent read.

*ATM Physical Interface (PHY) Devices 2.6 Microprocessor Interface*

## **2.6.5 Interrupts**

The CX28250's interrupt indications can be classified as either single-event or dual-event. A single-event interrupt is triggered by a status assertion. A dual-event interrupt is triggered by either a status assertion or deassertion. Both types of interrupts are further described in the following examples.

Single-event interrupt: When a parity error occurs on the UTOPIA transmit data bus, an interrupt is generated on ParErrInt, bit 7 in the TXCELLINT register (0x40). This bit is cleared when read.

Dual-event interrupt: When LOCD occurs, LOCDInt, bit 7 of the corresponding RXCELLINT register (0x41) is set to 1. This bit is cleared when the register is read. Once cell delineation is recovered, bit 7 is set to 1 again, generating another interrupt.

All interrupt bits have a corresponding enable bit. This allows software to disable or mask interrupts as required.

**2.6.5.1 Interrupt Routing** The CX28250 uses two levels of interrupt indications. The first level consists of section, line, path, APS, receive, and transmit interrupt indications. The second level summarizes first-level interrupts and indicates one-second interrupts.

> The first level interrupt indications are located in registers SECINT, LININT, PTHINT, APSINT, TXCELLINT, and RXCELLINT. Each interrupt bit in these registers can be disabled in the corresponding ENSEC, ENLIN, ENPTH, ENAPS, ENCELLT, or ENCELLR registers, respectively. The result is then ORed into the appropriate bit in the SUMINT register.

> The second level consists of summary interrupt indications, located in the SUMINT register. It also includes the OneSecInt indications. Each interrupt bit in these registers can be disabled in the corresponding ENSUMINT register. The result is ORed to the MInt\* pin. The MInt\* pin can be enabled or disabled by setting the EnIntPin (bit 6) in the GEN register (0x00).

*2.6 Microprocessor Interface ATM Physical Interface (PHY) Devices*

[Figure 2-13](#page-77-0) illustrates the registers involved in the interrupt generation

```
process.
```
<span id="page-77-0"></span>



*ATM Physical Interface (PHY) Devices 2.6 Microprocessor Interface*

[Figure 2-14](#page-78-0) illustrates the alarms which can cause the Line Fail or the Path Fail output to be asserted.

<span id="page-78-0"></span>



### *2.6 Microprocessor Interface ATM Physical Interface (PHY) Devices*

### **2.6.5.2 Interrupt Suppression During Error Conditions**

A single, high level error condition can generate numerous false interrupts. For example, an LOF error can generate almost all ATM related errors, HEC errors, LOCD, etc. To simplify software interrupt routines, the CX28250 automatically suppresses lower level interrupts when the errors shown in [Table 2-19](#page-79-0) occur.

	Interrupts	Suppressed during:									
		LOS	LOF	00F	AIS-L	AIS-P	LOP-P	<b>RDI-P</b>	<b>RDI-L</b>	Uneq-P	LOCD <sup>(2)</sup>
	B1Err	$\checkmark$	(2)	$\checkmark$							
	SecTrace	$\checkmark$	$\boldsymbol{v}^{(2)}$	$\boldsymbol{\mathcal{p}}^{\left(3\right)}$							
	K1K2	$\checkmark$	$\checkmark$		$\checkmark$				$\boldsymbol{\mathcal{p}}^{\left(3\right)}$		
	AIS-L	$\checkmark$	$\checkmark$								
	REI-L	$\checkmark$	$\checkmark$	$\varkappa^{(2)}$	$\checkmark$				$\checkmark$		
	RDI-L	$\checkmark$	$\checkmark$		$\checkmark$						
	B <sub>2</sub> Err	$\checkmark$	$\checkmark$	$\varkappa^{(2)}$	$\checkmark$						
	S1	$\checkmark$	$\checkmark$		✓						
	Z <sub>2</sub>	$\checkmark$	$\checkmark$		$\checkmark$						
	<b>PSBF</b>	$\checkmark$	$\checkmark$		$\checkmark$						
	SigFail-L	$\checkmark$	$\checkmark$		$\checkmark$						
	SigDeg-L	$\checkmark$	$\checkmark$		$\checkmark$						
Interrupts Suppressed	AIS-P	✓	$\checkmark$		✓		$\boldsymbol{v}^{(3)}$				
	LOP-P	$\checkmark$	$\checkmark$		$\checkmark$	$\varkappa^{(2)}$					
	RDI-P	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$				
	B3Err	$\checkmark$	$\checkmark$	$\boldsymbol{v}^{(2)}$	$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$	
	SigFail-P	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$	
	SigDeg-P	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$	
	REI-P	✓	$\checkmark$	(2)	✓	✓	$\checkmark$	$v^{(1)}$		$\checkmark$	
	PLM-P	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$				
	Uneq-P	✓	$\checkmark$		$\checkmark$	✓	$\checkmark$				
	PthTrace	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$				
	B1 BIP	✓	(2)	$\checkmark$							
	B <sub>2</sub> BIP	$\checkmark$	$\checkmark$		$\checkmark$						
	Line REI	✓	$\checkmark$		$\checkmark$				$\checkmark$		
	B3 BIP	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$			$\checkmark$	
Counters Suppressed	Path REI	✓	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$	$\nu^{(1)}$		✓	

<span id="page-79-0"></span>*Table 2-19. Interrupt Suppression during Error Conditions (1 of 2)*

#### *ATM Physical Interface (PHY) Devices 2.6 Microprocessor Interface*



#### *Table 2-19. Interrupt Suppression during Error Conditions (2 of 2)*

(1) Suppressed when RDI-P equals 110 or 101.<br>(2) This is not suppressed in the CX28250-23 version.<br>(3) This is not suppressed in the CX28250-26 version.

### **2.6.5.3 Interrupt Servicing**

When an interrupt occurs on the MInt\* pin, it could have been generated by any of 35 events. The CX28250's interrupt indication process ensures that a maximum of two register reads are necessary to determine the source of an interrupt. The interrupt is traced back to its source using the following steps:

**1.** Read the SUMINT register to see which bit(s) shows an interrupt.

- Bit 0, TxCellInt, reflects activity in the TXCELLINT register.
- Bit 1, RxCellInt, reflects activity in the RXCELLINT register.
- Bit 2, APSInt, reflects activity in the APSINT register.
- Bit 3 is reserved.
- Bit 4, OneSecInt, indicates a one-second interrupt.
- Bit 5, PthInt, reflects activity in the PTHINT register.
- Bit 6, LinInt, reflects activity in the LININT register.
- Bit 7, SecInt, reflects activity in the SECINT register.
- **2.** If necessary, read the appropriate TXCELLINT, RXCELLINT, APSINT, PTHINT, LININT, or SECINT register.

All Level 1 bits are cleared when the register is read. Once the register is read, ALL bits in that register are reset to their default values. Therefore, interrupt service routines must be designed to handle multiple interrupts in the same registers. In Level 2, OneSecInt is cleared when the register is read. However, the summary bits are cleared only when the corresponding Level 1 register is read and cleared.

# *2.7 Loopback Modes*

Loopbacks are diagnostic tools that verify the data path. The CX28250 has three loopback modes: Line Loopback and UTOPIA Loopback, which check the line between a remote device and the PHY, and Source Loopback, which checks that the host (the ATM layer) is communicating with the PHY. Line Loopback is illustrated in [Figure 2-15,](#page-81-0) UTOPIA Loopback is illustrated in [Figure 2-16](#page-82-0), and Source Loopback is illustrated in [Figure 2-17](#page-83-0).

# **2.7.1 Line Loopback**

Line loopback is enabled or disabled by bit 1 of the CLKREC register (0x01). When Line Loopback is enabled, all incoming data on the Receive Line Interface is retransmitted out the Transmit Line Interface. The received data is also passed through the PHY's normal path to be output on the UTOPIA interface.

In this mode, the incoming signal is processed by the receive block and the data is output on the UTOPIA bus. However, the receive PECL inputs are directly connected to the Transmit PECL outputs and the internal transmit block is disabled. Thus, there is no processing performed in the transmit direction. The CX28250 simply retransmits whatever signal is received.

<span id="page-81-0"></span>



*ATM Physical Interface (PHY) Devices 2.7 Loopback Modes*

## **2.7.2 UTOPIA Loopback**

UTOPIA loopback is enabled or disabled by bit 0 of the CLKREC register (0x01). When UTOPIA loopback is enabled, all received cells in the UTOPIA FIFO are passed to the transmit FIFO for transmission on the Transmit Line Interface. The receive UTOPIA bus is placed in a high-impedance state.

<span id="page-82-0"></span>



## **2.7.3 Source Loopback**

Source loopback is enabled and disabled by bit 2 the CLKREC register (0x01). When source loopback is enabled, all data transmitted by the CX28250 is also looped back through the Receive Line Interface. Data from the PMD is ignored.

<span id="page-83-0"></span>



# **3.0 Applications**

This chapter provides details of the CX28250 reference design. The CX28250-CN8236 Evaluation Module (EVM) is an ATM over SONET Network Interface Card reference design. The main components of the design are the CX28250 (ATM-PHY) and the CN8236 (ATM-SAR) from Mindspeed. [Figure 3-1](#page-85-0) shows the interface between the CX28250 and the CN8236. The CN8236 has a PCI interface that allows the host to control the device. Control for the CX28250 is provided through the PHY interface of the CN8236 and does not require glue logic. [Figure 3-5](#page-90-0) shows the EVM block diagram. The board layout, schematics, and parts list are available for Mindspeed customers. A complete built and tested CX28250-CN8236 Evaluation Module (EVM) is also available. Sample source code for the CX28250 and the CN8236 can be obtained from Mindspeed.

Customers can quickly become familiar with the CX28250 by using the CX28250-CN8236 EVM. The board plugs into a standard PCI interface slot. The board utilizes the VxWorks Embedded Operating System. Other embedded operating systems can be used. Details on porting the Mindspeed drivers are documented in the CX28297 *ATM PHY Device Driver Software Programming Guide*.

- SONET Automatic Protection Switching (APS) can also be evaluated and tested by utilizing two CX28250-CN8236 EVMs in one PCI chassis. Mindspeed has the APS software stack as well as software for the CN8236 SAR and the CX28250 to allow customers to demonstrate this configuration easily.
- The resources provided by Mindspeed allow customers to achieve a fast time to market. Customers can design and build systems quickly that require only minor customization, verification, and compliance testing prior to OEM production.

For more information on the CX28250-CN8236 EVM please contact your local sales person.

# *3.1 System Application*

[Figure 3-1](#page-85-0) illustrates how the CX28250 (ATM-PHY) and the CN8236 (ATM-SAR) from Mindspeed interconnect.

<span id="page-85-0"></span>



- *NOTE(S):*
- 
- (2) Can be used by external circuitry.  $(3)$  Can be used by extend circuitry. (3) Can be used by external circuitry. UTOPIA interface.

*ATM Physical Interface (PHY) Devices 3.2 Board Layout*

# *3.2 Board Layout*

Mindspeed has completed jitter testing of the CX28250-23 OC-3/STM1 PHY device and verified that it meets all jitter requirements of Bellcore GR-253-CORE while passing bi-directional traffic at the full line rate.

A partial schematic of the board used by Mindspeed is shown in [Figure 3-2](#page-87-0) and the layout is shown in [Figure 3-3](#page-88-0) (the full schematic is available online; contact your Field Engineer for details). Complete board layout files, including Gerber plots, are also available online. The external filter networks and analog power warrant special attention.

# **3.2.1 Analog Power**

During testing it was found that under normal conditions the device meets all jitter specifications with significant margin. However, increasing the noise level on the 3.3 volt supply will eventually impact the intrinsic jitter, especially if the noise is low frequency, (100 kHz range), non-periodic pulses. The designer has the following options:

- Ensure that their board is electrically quiet. In general, 50-75 mV of white noise will not affect jitter generation.
- Install passive filters on the analog power pins. Unfortunately, due to the low frequencies involved, the inductors required need be in the 2-3 mH range. These are quite large and expensive.
- Provide a separate 3.3 volt regulator for the analog supply pins. This is the approach taken by Mindspeed. These devices are relatively inexpensive and take very little board space. The current requirement is only 150 mA.

**Recommended Layout**: Use the layout of the separate regulator as shown in [Figure 3-4.](#page-89-0) Lay the board out such that the regulator can be bypassed by a  $0 \Omega$ resistor. The regulator can then be omitted, ("no stuff "), in production if not needed.

<span id="page-87-0"></span>



*ATM Physical Interface (PHY) Devices 3.2 Board Layout*

### <span id="page-88-0"></span>*Figure 3-3. Tx and Rx Filter Layout*



<span id="page-89-0"></span>



*ATM Physical Interface (PHY) Devices 3.3 The CX28250/CN8236 Network Interface Card Reference Design*

# *3.3 The CX28250/CN8236 Network Interface Card Reference Design*

[Figure 3-5](#page-90-0) shows the block diagram of the CN8236 SAR connected to the CX28250. Schematics illustrating this connection in more detail are presented on the following pages.

<span id="page-90-0"></span>*Figure 3-5. CX28250/CN8236 EVM Block Diagram*













# **4.0 Registers**

The CX28250 registers are used to control and observe the device's operations. A complete list of these registers are presented in [Table 4-1.](#page-100-0) [Table 4-2](#page-104-0) through [Table 4-9](#page-110-0) list the registers according to type. All registers are 8 bits wide. All control registers can be read to verify contents.

> *NOTE:* Control bits that do not have a defined function are reserved and must be written to zero.

<b>Address</b>	Name	<b>Type</b>	<b>OneSec</b> Latching	Description	Page <b>Number</b>
0x00	<b>GEN</b>	R/W		General Control Register	Page 27
0x01	<b>CLKREC</b>	R/W		Clock Recovery Control Register	Page 19
0x02	<b>OUTSTAT</b>	R/W		Output Pin Control Register	Page 34
0x03	<b>VERSION</b>	$\mathsf{R}$		Part Number/Version Status Register	Page 67
0x04	<b>CGEN</b>	R/W		Cell Generation Control Register	Page 18
0x05	<b>IDLPAY</b>	R/W		Transmit Idle Cell Payload Control Register	Page 30
0x06	<b>ERRINS</b>	RM <sup>(1)</sup>		Error Insertion Control Register	Page 25
0x07	<b>ERRPAT</b>	R/W		Error Pattern Control Register	Page 26
0x08	<b>CVAL</b>	R/W		Cell Validation Control Register	Page 20
0x09	<b>APSTHRESH</b>	R/W		APS Threshold Control Register	Page 13
0x0A	UTOP1	R/W		UTOPIA Control Register 1	Page 66
0x0B	UTOP2	R/W		UTOPIA Control Register 2	Page 67
0x0C	<b>TXSEC</b>	R/W		Transmit Section Overhead Control Register	Page 63
0x0D	<b>TXLIN</b>	R/W		Transmit Line Overhead Control Register	Page 61
0x0E	<b>TXPTH</b>	R/W		Transmit Path Overhead Control Register	Page 62
0x0F				Unused	
0x10	TXK1	R/W		Transmit K1 Overhead Control Register	Page 60
0x11	TXK <sub>2</sub>	R/W		Transmit K2 Overhead Control Register	Page 60
0x12	TXS1	R/W		Transmit S1 Overhead Status Register	Page 63

<span id="page-100-0"></span>*Table 4-1. Control and Status Registers (1 of 5)*



*Table 4-1. Control and Status Registers (2 of 5)*

*Table 4-1. Control and Status Registers (3 of 5)*

<b>Address</b>	Name	<b>Type</b>	<b>OneSec</b> Latching	<b>Description</b>	
0x31	<b>IDLMSK2</b>	R/W		Receive Idle Cell Mask Control Register 2	Page 28
0x32	IDLMSK3	R/W		Receive Idle Cell Mask Control Register 3	Page 29
0x33	IDLMSK4	R/W		Receive Idle Cell Mask Control Register 4	Page 29
0x34	<b>ENSUMINT</b>	R/W		Summary Interrupt Mask Control Register	Page 25
0x35	<b>ENSEC</b>	R/W		Receive Section Interrupt Mask Control Register	Page 24
0x36	<b>ENLIN</b>	R/W		Receive Line Interrupt Mask Control Register	Page 23
0x37	<b>ENPTH</b>	R/W		Receive Path Interrupt Mask Control Register	Page 24
0x38	<b>ENCELLT</b>	R/W		Transmit Cell Interrupt Mask Control Register	Page 22
0x39	ENCELLR	R/W		Receive Cell Interrupt Mask Control Register	Page 21
0x3A	<b>ENAPS</b>	R/W		APS Interrupt Mask Control Register	Page 21
0x3B	<b>B3THRESH</b>	R/W		<b>B3 Threshold Control Register</b>	Page 17
0x3C	<b>SUMINT</b>	$\mathsf R$		Summary Interrupt Indication Status Register	Page 52
0x3D	<b>SECINT</b>	R		Receive Section Interrupt Indication Status Register	Page 51
0x3E	<b>LININT</b>	$\mathsf R$		Receive Line Interrupt Indication Status Register	Page 32
0x3F	PTHINT	$\mathsf R$		Receive Path Interrupt Indication Status Register	Page 36
0x40	<b>TXCELLINT</b>	R		Transmit Cell Interrupt Indication Status Register	Page 54
0x41	<b>RXCELLINT</b>	R		Receive Cell Interrupt Indication Status Register	Page 38
0x42	<b>APSINT</b>	$\mathsf R$		APS Interrupt Indication Status Register	Page 12
0x43				Unused	
0x44				Unused	
0x45	<b>RXSEC</b>	R[7:2] R/W[1:0]	$\boldsymbol{\mathcal{p}}^{\left(2\right)}$	Receive Section Overhead Status Register	Page 49
0x46	<b>RXLIN</b>	R[7:2] R/W[1:0]	$\boldsymbol{v}^{(2)}$	Receive Line Overhead Status Register	Page 45
0x47	<b>RXPTH</b>	R	$\boldsymbol{v}^{(2)}$	Receive Path Overhead Status Register	Page 48
0x48	<b>TXCELL</b>	R	$\boldsymbol{v}^{(2)}$	Transmit Cell Status Register	Page 53
0x49	<b>RXCELL</b>	R	$\boldsymbol{v}^{(2)}$	Receive Cell Status Register	Page 37
0x4A	<b>RXAPS</b>	R	Receive APS Status Register		Page 36
0x4B				unused	
0x4C	LOCDCNT	R	$\boldsymbol{v}^{\left(3\right)}$	<b>LOCD Event Counter</b>	Page 32





<b>Address</b>	<b>Name</b>	<b>Type</b>	<b>OneSec</b> Latching	<b>Description</b>	Page <b>Number</b>
0x68	<b>TXSECBUF</b>	R/W		<b>Transmit Section Trace Circular Buffer</b>	Page 64
0x69	<b>TXPTHBUF</b>	R/W		Transmit Path Trace Circular Buffer	Page 62
0x6A	<b>RXSECBUF</b>	R/W		Receive Section Trace Circular Buffer	Page 50
0x6B	<b>RXPTHBUF</b>	R/W		Receive Path Trace Circular Buffer	Page 48
0x6C	<b>TXZ01</b>	R/W		Transmit Section Z0 <sub>1</sub> Overhead Control Register	Page 64
0x6D	TX702	R/W		Transmit Section Z0 <sub>2</sub> Overhead Control Register	Page 65
0x6E	EnLFOut	R/W		Enable Line Fail Output	Page 22
0x6F	EnPFOut	R/W		Enable Path Fail Output	Page 23
0x70-0x071	<b>CDR Test</b>	R		Reserved-do not write	Page 17
0x72	InLk			In Lock Coefficient Register	Page 30
0x73	OutLk			Out of Lock Coefficient Register	Page 34
0x74	UDF2	R/W		UDF2 Overwrite Control Register	Page 65
0x75-0x7F				Unused	

*Table 4-1. Control and Status Registers (5 of 5)*

*NOTE(S):*

 $<sup>(1)</sup>$  These bits are cleared automatically by internal circuitry after the indicated error insertion has taken place. Clearing takes</sup> precedence over a simultaneous write operation to this register.<br>
(2) Enabled by setting EnStatLat in the General Control register (0x00), bit 5 to a logic 1.<br>
(3) Enabled by setting EnChtrLat in General Control register (

<span id="page-104-0"></span>





## *Table 4-3. Cell Transmit Control Registers*





*Table 4-5. UTOPIA Control Registers* 

<b>Address</b>	Name	Type	<b>OneSec</b> Latching	<b>Description</b>	Page <b>Number</b>
0x0A	UTOP1	R/W		UTOPIA Control Register 1	Page 66
0x0B	UTOP <sub>2</sub>	R/W		UTOPIA Control Register 2	Page 67
0x74	UDF <sub>2</sub>	R/W		User Defined Field 2	Page 65

<b>Address</b>	Name	<b>Type</b>	<b>OneSec</b> Latching	<b>Description</b>	Page <b>Number</b>
0x06	<b>ERRINS</b>	R/W <sup>(1)</sup>		Error Insertion Control Register	Page 25
0x07	<b>ERRPAT</b>	R/W		Error Pattern Control Register	Page 26
0x0C	<b>TXSEC</b>	R/W		Transmit Section Overhead Control Register	Page 63
0x0D	<b>TXLIN</b>	R/W		Transmit Line Overhead Control Register	Page 61
0x0E	<b>TXPTH</b>	R/W		Transmit Path Overhead Control Register	Page 62
0x10	TXK1	R/W		Transmit K1 Overhead Control Register	Page 60
0x11	TXK <sub>2</sub>	R/W		Transmit K2 Overhead Control Register	Page 60
0x12	TXS1	R/W		Transmit S1 Overhead Status Register	Page 63
0x13	TXC <sub>2</sub>	R/W		Transmit C2 Overhead Control Register	Page 53
0x68	<b>TXSECBUF</b>	R/W		<b>Transmit Section Trace Circular Buffer</b>	Page 64
0x69	<b>TXPTHBUF</b>	R/W		Transmit Path Trace Circular Buffer	Page 62

*Table 4-6. SONET Overhead Transmit Control Registers*
Table 4-7. SONET Overhead Receive Control Registers								
<b>Address</b>	Name	<b>Type</b>	<b>OneSec</b> Latching	<b>Description</b>	Page <b>Number</b>			
0x09	<b>APSTHRESH</b>	R/W		APS Threshold Control Register	Page 13			
0x14	RXK1	R		Receive K1 Overhead Status Register	Page 44			
0x15	RXK <sub>2</sub>	R		Receive K2 Overhead Status Register	Page 45			
0x16	RXS1	R		Receive S1 Overhead Status Register	Page 49			
0x18	RXC <sub>2</sub>	R		Receive C2 Overhead Status Register	Page 37			
0x19	RXG1	R		Receive G1 Overhead Status Register	Page 40			
0x1A	<b>RXZ01</b>	R		Receive Section Z01 Overhead Register	Page 50			
0x1B	<b>RXZ02</b>	R		Receive Section Z0 <sub>2</sub> Overhead Register	Page 51			
0x6A	<b>RXSECBUF</b>	R/W		Receive Section Trace Circular Buffer	Page 50			
0x6B	<b>RXPTHBUF</b>	R/W		Receive Path Trace Circular Buffer	Page 48			
0x6C	<b>TXZ01</b>	R/W		Transmit Section Z0 <sub>1</sub> Overhead Control Register	Page 64			
0x6D	<b>TXZ02</b>	R/W		Transmit Section Z0 <sub>2</sub> Overhead Control Register	Page 65			
0x6E	EnLFOut	R/W		Enable Line Fail Output	Page 22			
0x6F	EnPFOut	R/W		Enable Path Fail Output	Page 23			

*Table 4-7. SONET Overhead Receive Control Registers* 

#### *ATM Physical Interface (PHY) Devices*

<b>Address</b>	Name	<b>Type</b>	<b>OneSec</b> Latching	<b>Description</b>	Page <b>Number</b>			
0x34	<b>ENSUMINT</b>	R/W		Summary Interrupt Mask Control Register	Page 25			
0x35	<b>ENSEC</b>	R/W		Receive Section Interrupt Mask Control Register	Page 24			
0x36	<b>ENLIN</b>	R/W		Receive Line Interrupt Mask Control Register	Page 23			
0x37	<b>ENPTH</b>	R/W		Receive Path Interrupt Mask Control Register	Page 24			
0x38	<b>ENCELLT</b>	R/W		Transmit Cell Interrupt Mask Control Register	Page 22			
0x39	<b>ENCELLR</b>	R/W	$\overline{\phantom{0}}$	Receive Cell Interrupt Mask Control Register	Page 21			
0x3A	<b>ENAPS</b>	R/W		APS Interrupt Mask Control Register	Page 21			
0x3C	<b>SUMINT</b>	R		Summary Interrupt Indication Status Register	Page 52			
0x3D	<b>SECINT</b>	R		Receive Section Interrupt Indication Status Register	Page 51			
0x3E	<b>LININT</b>	R		Receive Line Interrupt Indication Status Register	Page 32			
0x3F	<b>PTHINT</b>	R		Receive Path Interrupt Indication Status Register	Page 36			
0x40	<b>TXCELLINT</b>	R	$\overline{\phantom{0}}$	Transmit Cell Interrupt Indication Status Register	Page 54			
0x41	<b>RXCELLINT</b>	R		Receive Cell Interrupt Indication Status Register	Page 38			
0x42	<b>APSINT</b>	R	$\overline{\phantom{0}}$	APS Interrupt Indication Status Register	Page 12			
0x45	<b>RXSEC</b>	R[7:2] R/W[1:0]	$\boldsymbol{v}^{(1)}$	Receive Section Overhead Status Register	Page 49			
0x46	<b>RXLIN</b>	R[7:2] R/W[1:0]	(1)	Receive Line Overhead Status Register	Page 45			
0x47	<b>RXPTH</b>	R	(1)	Receive Path Overhead Status Register	Page 48			
0x48	<b>TXCELL</b>	R	(1)	Transmit Cell Status Register	Page 53			
0x49	<b>RXCELL</b>	R	(1)	Receive Cell Status Register	Page 37			
0x4A	<b>RXAPS</b>	R		Receive APS Status Register	Page 36			
NOTE(S): <sup>(1)</sup> Enabled by setting EnStatLat in the General Control register (0x00), bit 5 to a logic 1.								

*Table 4-8. Status and Interrupt Registers* 

#### *Table 4-9. Counters*



*NOTE(S):* (1) These bits are cleared automatically by internal circuitry after the indicated error insertion has taken place. Clearing takes

precedence over a simultaneous write operation to this register. (2) Enabled by setting EnCntrLat in General Control register (0x00), bit 4 to a logic 1.

# *4.1 Registers*

This section describes the registers.

## <span id="page-111-0"></span>**0x42—APSINT (APS Interrupt Indication Status Register)**

The APSINT register indicates that a change of status has occurred within its affiliated status signals.



(1) Dual event—A 0-> 1 and 1-> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

#### <span id="page-112-0"></span>**0x09—APSTHRESH (APS Threshold Control Register)**

The APSTHRESH register sets the threshold value for Signal Fail and Signal Degrade Alarm generation. Bits 7–4 are the signal fail threshold exponent (default =  $10^{-3}$ ) and bits 3–0 are the signal degrade threshold exponent  $(default = 10^{-6}).$ 



## <span id="page-112-1"></span>**0x55—B1CNTH (Section BIP Error Counter [High Byte])**

The B1CNTH counter tracks the number of Section BIP errors.



### <span id="page-113-1"></span>**0x54—B1CNTL (Section BIP Error Counter [Low Byte])**

The B1CNTL counter tracks the number of Section BIP errors.



#### <span id="page-113-0"></span>**0x52—B2CNTH (Line BIP Error Counter [High Byte])**

The B2CNTH counter tracks the number of Line BIP errors.



#### <span id="page-114-0"></span>**0x50—B2CNTL (Line BIP Error Counter [Low Byte])**

The B2CNTL counter tracks the number of Line BIP errors.



#### <span id="page-114-1"></span>**0x51—B2CNTM (Line BIP Error Counter [Mid Byte])**

The B2CNTM counter tracks the number of Line BIP errors.



## <span id="page-115-1"></span>**0x57—B3CNTH (Path BIP Error Counter [High Byte])**

The B3CNTH counter tracks the number of Path BIP errors.



### <span id="page-115-0"></span>**0x56—B3CNTL (Path BIP Error Counter [Low Byte])**

The B3CNTL counter tracks the number of Path BIP errors.



#### **0x3B—B3THRESH (B3 Threshold Control Register)**

This registers sets the control thresholds for the B3 path fail and path degrade interrupts. Bits 7–4 are the signal fail threshold exponent (default =  $10^{-4}$ ) and bits 3–0 are the signal degrade threshold exponent (default =  $10^{-6}$ ).



#### **0x70–0x71—CDR Test Registers**

Reserved Registers: The following locations are reserved for factory test purposes and should not be written to.



#### **0x04—CGEN (Cell Generation Control Register)**

The CGEN register controls the device's cell generation functions.



#### **0x01—CLKREC (Clock Recovery Control Register)**

The CLKREC register controls the clock recovery and loopback testing capabilities of the device. See [Table 4-10](#page-118-0) for a list of the valid configuration for the CLKREC register.



#### <span id="page-118-0"></span>*Table 4-10. CLKREC Valid Configurations*



*NOTE:* Only one loopback may be selected at a time.

#### *4.1 Registers ATM Physical Interface (PHY) Devices*

#### <span id="page-119-0"></span>**0x4D—CORRCNT (Corrected HEC Error Counter)**

The CORRCNT counter tracks the number of corrected HEC errors.



#### **0x08—CVAL (Cell Validation Control Register)**

The CVAL register controls the validation of incoming cells to be received across the UTOPIA interface.



#### <span id="page-120-1"></span>**0x3A—ENAPS (APS Interrupt Mask Control Register)**

The ENAPS register controls which of the interrupts listed in the APSInt register (0x42) appear on the MInt\* pin, provided that EnAPSInt (bit 2) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.



#### <span id="page-120-0"></span>**0x39—ENCELLR (Receive Cell Interrupt Mask Control Register)**

The ENCELLR register controls which of the interrupts listed in the RxCellInt register (0x41) appear on the MInt\* pin, provided that EnRxCellInt (bit 1) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.



## <span id="page-121-1"></span>**0x38—ENCELLT (Transmit Cell Interrupt Mask Control Register)**

The ENCELLT register controls which of the interrupts listed in the TxCellInt register (0x40) appear on the MInt<sup>\*</sup> pin, provided that EnTxCellInt (bit 0) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.



#### <span id="page-121-0"></span>**0x6E—ENLFOUT (Enable Line Fail Output)**

This register controls which events will cause the LFOut pin to be asserted:



#### <span id="page-122-1"></span>**0x36—ENLIN (Receive Line Interrupt Mask Control Register)**

The ENLIN register controls which of the interrupts listed in the LinInt register (0x3E) appear on the MInt\* pin, provided that EnLinInt (bit 6) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.



#### <span id="page-122-0"></span>**0x6F—ENPFOUT (Enable Path Fail Output)**

This register controls which events will cause the PFOut pin to be asserted:



### <span id="page-123-1"></span>**0x37—ENPTH (Receive Path Interrupt Mask Control Register)**

The ENPTH register controls which of the interrupts listed in the PthInt register (0x3F) appear on the MInt\* pin, provided that EnPthInt (bit 5) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.



#### <span id="page-123-0"></span>**0x35—ENSEC (Receive Section Interrupt Mask Control Register)**

The ENSEC register controls which of the interrupts listed in the SecInt register (0x3D) appear on the MInt\* pin, provided that EnSecInt (bit 7) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.



#### <span id="page-124-0"></span>**0x34—ENSUMINT (Summary Interrupt Mask Control Register)**

The ENSUMINT register determines which of the interrupts listed in register 0x3C (SUMINT) are observed on the MInt\*.



#### **0x06—ERRINS (Error Insertion Control Register)**

The ERRINS register controls error insertion into various octets for diagnostic purposes. These bits are cleared automatically by internal circuitry after the indicated error insertion has taken place. Clearing takes precedence over a simultaneous write operation to this register.



#### **0x07—ERRPAT (Error Pattern Control Register)**

The ERRPAT register provides the error pattern for the error insertion functions listed in the ERRINS register. Each bit in the error pattern register is XORed with the corresponding bit of the octet to be errored.



### **0x00—GEN (General Control Register)**

The GEN register controls the receiver hold input pin, one-second latch enables, block mode error counting, status pin selection, and device reset.



#### **0x30—IDLMSK1 (Receive Idle Cell Mask Control Register 1)**

The IDLMSK1 register contains the first byte of the Receive Idle Cell Mask. It modifies the ATM cell screen in the RXIDL1 register. Setting a bit in the Mask register causes the corresponding bit in the received ATM idle cell header to be disregarded for screening. For example, setting IDLMSK1, bit 0 to 1, causes cells to be accepted as ATM idle cells with either 1 or 0 in the octet 1, bit 0 position. This header consists of 32 bits divided among four registers.



#### **0x31—IDLMSK2 (Receive Idle Cell Mask Control Register 2)**

The IDLMSK2 register contains the second byte of the Receive Idle Cell Mask. It modifies the ATM cell screen in the RXIDL1 register. Setting a bit in the Mask register causes the corresponding bit in the received ATM idle cell header to be disregarded for screening. For example, setting IDLMSK1, bit 0 to 1, causes cells to be accepted as ATM idle cells with either 1 or 0 in the octet 1, bit 0 position. This header consists of 32 bits divided among four registers.



#### **0x32—IDLMSK3 (Receive Idle Cell Mask Control Register 3)**

The IDLMSK3 register contains the third byte of the Receive Idle Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.



#### **0x33—IDLMSK4 (Receive Idle Cell Mask Control Register 4)**

The IDLMSK4 register contains the fourth byte of the Receive Idle Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.



*4.1 Registers ATM Physical Interface (PHY) Devices*

#### **0x05—IDLPAY (Transmit Idle Cell Payload Control Register)**

The IDLPAY register contains the transmit idle cell payload.



#### **0x72—INLK (In Lock Coefficient Register)**

The value in this register configures the PLL.



#### <span id="page-129-0"></span>**0x5A—LFCNTH (Line REI Error Counter [High Byte])**

The LFCNTH counter tracks the number of Line REI errors.



#### <span id="page-130-0"></span>**0x58—LFCNTL (Line REI Error Counter [Low Byte])**

The LFCNTL counter tracks the number of Line REI errors.



#### <span id="page-130-1"></span>**0x59—LFCNTM (Line REI Error Counter [Mid Byte])**

The LFCNTM counter tracks the number of Line REI errors.



*4.1 Registers ATM Physical Interface (PHY) Devices*

## <span id="page-131-0"></span>**0x3E—LININT (Receive Line Interrupt Indication Status Register)**

The LININT register indicates that a change of status has occurred within its affiliated status signals.



*NOTE(S):*

(1) Dual event—Either a 0  $\rightarrow$  1 or a 1  $\rightarrow$  0 transition on the corresponding status bit causes this interrupt to occur provided that

this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.<br>
(2) Single event—A  $0 \rightarrow 1$  transition on the corresponding status bit causes this interrupt to occur p been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

### <span id="page-131-1"></span>**0x4C—LOCDCNT (LOCD Event Counter)**

The LOCDCNT counter tracks the number of LOCD events.



#### <span id="page-132-1"></span>**0x5F—NONCNTH (Non-matching Cell Counter [High Byte])**

The NONCNTH counter tracks the number of non-matching cells.



#### <span id="page-132-0"></span>**0x5E—NONCNTL (Non-matching Cell Counter [Low Byte])**

The NONCNTL counter tracks the number of non-matching cells.



#### <span id="page-133-0"></span>**0x4F—OOFCNT (OOF Event Counter)**

The OOFCNT counter tracks the number OOF events.



### **0x73—OUTLK (Out of Lock Coefficient Register)**

This register sets the coefficient for the PLL when the loop is out of lock.



#### **0x02—OUTSTAT (Output Pin Control Register)**

The OUTSTAT register contains the values that are reflected on the StatOut[7:0] pins when register 0x00 (GEN), bit 2 is written to 1, enabling Status Output Pin Mode.



#### <span id="page-134-1"></span>**0x5D—PFCNTH (Path REI Error Counter [High Byte])**

The PFCNTH counter tracks the number of Path REI errors.



#### <span id="page-134-0"></span>**0x5C—PFCNTL (Path REI Error Counter [Low Byte])**

The PFCNTL counter tracks the number of Path REI errors.



### <span id="page-135-0"></span>**0x3F—PTHINT (Receive Path Interrupt Indication Status Register)**

The PTHINT register indicates that a change of status has occurred within its affiliated status signals.



#### *NOTE(S):*

(1) Dual event—A 0 -> 1 and 1-> 0 transition on the corresponding status bit causes this interrupt to occur provided that this

interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.<br>(2) Single event—A  $0 \rightarrow 1$  transition on the corresponding status bit causes this interrupt to occur provide been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

#### <span id="page-135-1"></span>**0x4A—RXAPS (Receive APS Status Register)**

The RXAPS register contains status information for the receiver APS functions.



#### *NOTE(S):*

(1) This status reflects the current state of the circuit.

(2) For the CX28250-23, the PSBF bit is cleared upon reading. For the CX28250-26, the PSBF bit reflects the current state of the circuit.

#### <span id="page-136-0"></span>**0x18—RXC2 (Receive C2 Overhead Status Register)**

The RXC2 register provides C2 overhead status. This byte is allocated to identify the construction and content of the STS-level SPE, and for STS Path Defect Indication (PDI-P). PDI-P indicates to downstream equipment that there is a payload defect.



#### <span id="page-136-1"></span>**0x49—RXCELL (Receive Cell Status Register)**

The RXCELL register contains status for the cell alignment, header error correction, and header screening functions in the cell receiver.



*NOTE(S):* (1) This status reflects the current state of the circuit.

 $(2)$  This status shows an event that has occurred since the register was last read.

## <span id="page-137-0"></span>**0x41—RXCELLINT (Receive Cell Interrupt Indication Status Register)**

The RXCELLINT register indicates that a change of status has occurred within its affiliated status signals.



*NOTE(S):*

(1) Dual event—Either a 0–> 1 or a 1 –> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt regi

(2) Single event—A 0-> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

## <span id="page-137-1"></span>**0x66—RXCNTH (Received Cell Counter [High Byte])**



The RXCNTH counter tracks the number of received cells.

#### <span id="page-138-0"></span>**0x64—RXCNTL (Received Cell Counter [Low Byte])**

The RXCNTL counter tracks the number of received cells.



#### <span id="page-138-1"></span>**0x65—RXCNTM (Received Cell Counter [Mid Byte])**

The RXCNTM register tracks the number of received cells.



### <span id="page-139-0"></span>**0x19—RXG1 (Receive G1 Overhead Status Register)**

The RXG1 register is used to provide path status information to the originating terminal.



#### **0x24—RXHDR1 (Receive Cell Header Control Register 1)**

The RXHDR1 register contains the first byte of the Receive Cell Header. The header values direct ATM cells to the UTOPIA port. If an incoming ATM cell header matches the value in the header register, the cell is directed to the UTOPIA port. Receive Header Mask registers further qualify ATM cell reception. This header consists of 32 bits divided among four registers.



#### **0x25—RXHDR2 (Receive Cell Header Control Register 2)**

The RXHDR2 register contains the second byte of the Receive Cell Header. The header values direct ATM cells to the UTOPIA port. If an incoming ATM cell header matches the value in the header register, the cell is directed to the UTOPIA port. Receive Header Mask registers further qualify ATM cell reception. This header consists of 32 bits divided among four registers.



#### **0x26—RXHDR3 (Receive Cell Header Control Register 3)**

The RXHDR3 register contains the third byte of the Receive Cell Header. The header values direct ATM cells to the UTOPIA port. If an incoming ATM cell header matches the value in the header register, the cell is directed to the UTOPIA port. Receive Header Mask registers further qualify ATM cell reception. This header consists of 32 bits divided among four registers.



#### **0x27—RXHDR4 (Receive Cell Header Control Register 4)**

The RXHDR4 register contains the fourth byte of the Receive Cell Header. The header values direct ATM cells to the UTOPIA port. If an incoming ATM cell header matches the value in the header register, the cell is directed to the UTOPIA port. Receive Header Mask registers further qualify ATM cell reception. This header consists of 32 bits divided among four registers.



#### **0x2C—RXIDL1 (Receive Idle Cell Header Control Register 1)**

The RXIDL1 register contains the first byte of the Receive Idle Cell Header. It defines ATM idle cells for the cell receiver. Idle cells are counted and discarded from the received stream if DelIdle, bit 6 in the CVAL register (0x08), is set to 1. This header consists of 32 bits divided among four registers.



#### **0x2D—RXIDL2 (Receive Idle Cell Header Control Register 2)**

The RXIDL2 register contains the second byte of the Receive Idle Cell Header. It defines ATM idle cells for the cell receiver. Idle cells are counted and discarded from the received stream if DelIdle, bit 6 in the CVAL register (0x08), is set to 1. This header consists of 32 bits divided among four registers.



#### **0x2E—RXIDL3 (Receive Idle Cell Header Control Register 3)**

The RXIDL3 register contains the third byte of the Receive Idle Cell Header. It defines ATM idle cells for the cell receiver. Idle cells are counted and discarded from the received stream if DelIdle, bit 6 in the CVAL register (0x08), is set to 1. This header consists of 32 bits divided among four registers.



### **0x2F—RXIDL4 (Receive Idle Cell Header Control Register 4)**

The RXIDL4 register contains the fourth byte of the Receive Idle Cell Header. It defines ATM idle cells for the cell receiver. Idle cells are counted and discarded from the received stream if DelIdle, bit 6 in the CVAL register (0x08), is set to 1. This header consists of 32 bits divided among four registers.



#### <span id="page-143-0"></span>**0x14—RXK1 (Receive K1 Overhead Status Register)**

The RXK1 register provides K1 overhead status. The K1 and K2 bytes are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.


### **0x15—RXK2 (Receive K2 Overhead Status Register)**

The RXK2 register controls the K2 byte in the transport overhead. The K1 byte and bits 0–5 of the K2 byte are allocated for Automatic Protection Switching (APS) signaling between line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

Bits 6–8 of the K2 byte are allocated for Alarm Indication Signal (AIS) and Remote Defect Indicator (RDI). These bytes are defined only for the first STS-1 of the STS-3c signal.



#### **0x46—RXLIN (Receive Line Overhead Status Register)**

The RXLIN register contains status information for the receiver Line Overhead.



*NOTE(S):*

(1) This status reflects the current state of the circuit.

(2) This status shows an event that has occurred since the register was last read.

#### **0x28—RXMSK1 (Receive Cell Mask Control Register 1)**

The RXMSK1 register contains the first byte of the Receive Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.



#### **0x29—RXMSK2 (Receive Cell Mask Control Register 2)**

The RXMSK2 register contains the second byte of the Receive Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.



#### **0x2A—RXMSK3 (Receive Cell Mask Control Register 3)**

The RXMSK3 register contains the third byte of the Receive Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.



#### **0x2B—RXMSK4 (Receive Cell Mask Control Register 4)**

The RXMSK4 register contains the fourth byte of the Receive Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.



## **0x47—RXPTH (Receive Path Overhead Status Register)**

The RXPTH register contains status information for the receiver Path Overhead.



 $(2)$  This status shows an event that has occurred since the register was last read.

#### **0x6B—RXPTHBUF (Receive Path Trace Circular Buffer, J1)**

The RXSECBUF buffer is used to receive repeatedly a 64-byte, fixed-length string so that a receiving terminal in a path can verify its continued connection to the intended transmitter.



#### **0x16—RXS1 (Receive S1 Overhead Status Register)**

The RXS1 register provides S1 overhead status. This byte is allocated for transporting synchronization status messages. This byte is defined only for the first STS-1 of the STS-3c signal. These messages provide an indication of the quality level of the synchronization source of the SONET signal.



#### **0x45—RXSEC (Receive Section Overhead Status Register)**

The RXSEC register provides section overhead status.



*NOTE(S):*

(1) This status reflects the current state of the circuit.

(2) This status shows an event that has occurred since the register was last read.

### **0x6A—RXSECBUF (Receive Section Trace Circular Buffer)**

The RXSECBUF buffer, the J0 byte, is used to receive repeatedly a 64-byte, fixed-length string so that a receiving terminal in a section can verify its continued connection to the intended transmitter. This buffer is also used as a Section trace for SDH.



#### 0x1A-RXZ01 (Receive Section Z0<sub>1</sub> Overhead Register)

The register contains the value of the received  $Z0<sub>1</sub>$  overhead octet.



#### 0x1B-RXZ02 (Receive Section Z0<sub>2</sub> Overhead Register)



The register contains the value of the received  $Z0<sub>2</sub>$  overhead octet.

#### **0x3D—SECINT (Receive Section Interrupt Indication Status Register)**

The SECINT register indicates that a change of status has occurred within its affiliated status signals.



*NOTE(S):*

(1) Dual event—Either a 0-> 1 or a 1 -> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt regi

(2) Single event—A 0-> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

## **0x3C—SUMINT (Summary Interrupt Indication Status Register)**

The SUMINT register indicates data link interrupts, one-second interrupts, and additional summary interrupts.



#### *NOTE(S):*

(1) Single event—A 0–> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has

been enabled by the corresponding enable bit. Reading this interrupt register clears this interrupt.<br>
(2) These bits are summary indications of any interrupt events set in the indicated registers. These bits can serve as d which status registers need to be read next. These bits are cleared when the interrupt bits in the indicated individual interrupt registers are read and cleared.

### **0x13—TXC2 (Transmit C2 Overhead Control Register)**

The TXC2 register controls the C2 byte in the transport overhead. This byte is allocated to identify the construction and content of the STS-level SPE.



## **0x48—TXCELL (Transmit Cell Status Register)**

The TXCELL register contains status for the cell transmitter and the UTOPIA interface.



# **0x40—TXCELLINT (Transmit Cell Interrupt Indication Status Register)**

The TXCELLINT register indicates that a change of status has occurred within its affiliated status signals.



*NOTE(S):*<br><sup>(1)</sup> Single event—A 0–> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

# **0x62—TXCNTH (Transmitted Cell Counter [High Byte])**

The TXCNTH counter tracks the number of transmitted cells.



#### **0x60—TXCNTL (Transmitted Cell Counter [Low Byte])**

The TXCNTL counter tracks the number of transmitted cells.



### **0x61—TXCNTM (Transmitted Cell Counter [Mid Byte])**

The TXCNTM counter tracks the number of transmitted cells.



## **0x1C—TXHDR1 (Transmit Cell Header Control Register 1)**

The TXHDR1 register contains the first byte of the Transmit Cell Header. This header consists of 32 bits divided among four registers. Cell generation is described in detail in [Section 2.4](#page-62-0).



#### **0x1D—TXHDR2 (Transmit Cell Header Control Register 2)**

The TXHDR2 register contains the second byte of the Transmit Cell Header. This header consists of 32 bits divided among four registers. Cell generation is described in detail in [Section 2.4](#page-62-0).



#### **0x1E—TXHDR3 (Transmit Cell Header Control Register 3)**

The TXHDR3 register contains the third byte of the Transmit Cell Header. This header consists of 32 bits divided among four registers. Cell generation is described in detail in [Section 2.4](#page-62-0).



### **0x1F—TXHDR4 (Transmit Cell Header Control Register 4)**

The TXHDR4 register contains the fourth byte of the Transmit Cell Header. This header consists of 32 bits divided among four registers. Cell generation is described in detail in [Section 2.4](#page-62-0).



## **0x20—TXIDL1 (Transmit Idle Cell Header Control Register 1)**

The TXIDL1 register contains the first byte of the Transmit Idle Cell Header. It contains the header value that is inserted in idle cells transmitted from the device. This header consists of 32 bits divided among four registers. Cell generation is described in detail in [Section 2.4](#page-62-0).



#### **0x21—TXIDL2 (Transmit Idle Cell Header Control Register 2)**

The TXIDL2 register contains the second byte of the Transmit Idle Cell Header. It contains the header value that is inserted in idle cells transmitted from the device. This header consists of 32 bits divided among four registers. Cell generation is described in detail in [Section 2.4](#page-62-0).



#### **0x22—TXIDL3 (Transmit Idle Cell Header Control Register 3)**

The TXIDL3 register contains the third byte of the Transmit Idle Cell Header. It contains the header value that is inserted in idle cells transmitted from the device. This header consists of 32 bits divided among four registers. Cell generation is described in detail in [Section 2.4](#page-62-0).



#### **0x23—TXIDL4 (Transmit Idle Cell Header Control Register 4)**

The TXIDL4 register contains the fourth byte of the Transmit Idle Cell Header. It contains the header value that is inserted in idle cells transmitted from the device. This header consists of 32 bits divided among four registers. Cell generation is described in detail in [Section 2.4](#page-62-0).



### **0x10—TXK1 (Transmit K1 Overhead Control Register)**

The TXK1 register controls the K1 byte in the transport overhead. The K1 and K2 bytes are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.



#### **0x11—TXK2 (Transmit K2 Overhead Control Register)**

The TXK2 register controls the K2 byte in the transport overhead. The K1 byte and bits 0-5 of the K2 byte are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

Bits 6-8 of the K2 byte are allocated for Alarm Indication Signal (AIS) and Remote Defect Indicator (RDI). These bytes are defined only for the first STS-1 of the STS-3c signal.



#### **0x0D—TXLIN (Transmit Line Overhead Control Register)**

The TXLIN register controls the transmission of various octets in the Line Overhead of the SONET frame.



## **0x0E—TXPTH (Transmit Path Overhead Control Register)**

The TXPTH register controls the transmission of various octets in the Path Overhead of the SONET frame.



(1) Transmit RDI bits 5 and 7 are reversed as compared to Receive G1 Overhead Status register (0x 19–RX G1). See 0x19—RXG1 (Receive G1 Overhead Status register) on page 4-35.

## **0x69—TXPTHBUF (Transmit Path Trace Circular Buffer)**

The TXPTHBUF buffer, the J1 byte, is used to transmit repeatedly a 64-byte, fixed-length string so that a receiving terminal in a path can verify its continued connection to the intended transmitter.



#### **0x12—TXS1 (Transmit S1 Overhead Control Register)**

The TXS1 register controls the S1 byte in the transport overhead. This byte is allocated for transporting synchronization status messages and is defined only for the first STS-1 of the STS-3c signal. These messages provide an indication of the quality level of the synchronization source of the SONET signal.



#### **0x0C—TXSEC (Transmit Section Overhead Control Register)**

The TXSEC register controls transmission of various octets in the Section Overhead of the SONET frame.



*4.1 Registers ATM Physical Interface (PHY) Devices*

## **0x68—TXSECBUF (Transmit Section Trace Circular Buffer, J0)**

The TXSECBUF buffer, the J0 byte, is used to transmit repeatedly a 64-byte, fixed-length string so that a receiving terminal in a section can verify its continued connection to the intended transmitter. This buffer is also used as a Section trace for SDH.



### 0x6C-TXZ01 (Transmit Section Z0<sub>1</sub> Overhead control register)

The contents of this register are transmitted in the  $Z0<sub>1</sub>$  overhead octet.



#### 0x6D-TXZ02 (Transmit Section Z0<sub>2</sub> Overhead control register)



The contents of this register are transmitted in the  $Z0<sub>2</sub>$  overhead octet.

### **0x74—UDF2 (User Defined Field 2; overwrite control register)**

The contents of this register are written into the Received Cell UDF2 octet when in UTOPIA 2, 16 bit mode. It is ignored in UTOPIA 8 bit mode.



### **0x4E—UNCCNT (Uncorrected HEC Error Counter)**

The UNCCNT counter tracks the number of uncorrected HEC errors.



# **0x0A—UTOP1 (UTOPIA Control Register 1)**

The UTOP1 register controls the mode of operation for the UTOPIA interface.



 $(1)$  Pins UtopMode and BusWidth can override the defaults. Refer to [Table 1-1](#page-22-0) for a description of these pins.

#### **0x0B—UTOP2 (UTOPIA Control Register 2)**

The UTOP2 register contains the multi-PHY address value for the device.



#### **0x03—VERSION (Part Number/Version Status Register)**

The VERSION register is used to identify the Mindspeed device and its revision level.



*4.1 Registers ATM Physical Interface (PHY) Devices*

# **5.0 Electrical and Mechanical Specifications**

This chapter describes the electrical and mechanical aspects of the CX28250. Included are timing diagrams, absolute maximum ratings, DC characteristics, and mechanical drawings.

# *5.1 Timing Specifications*

This section provides timing diagrams and descriptions for the various interfaces of the CX28250. [Table 5-1](#page-169-0) describes the different types of timing relationships that appear in the timing diagrams. The timing relationship labels are numbered when they occur more than once in a diagram so that each label is unique. This numbering aids in identifying the appropriate label in [Table 5-1](#page-169-0). Signals are measured at the 50% point of the changing edge except for those involving high impedance transitions which are measured at 10% and 90%.

*NOTE:* All characteristics assume a 3.3 V  $\pm$ 5% power supply and –40 °C to 85 °C ambient temperature.

*5.1 Timing Specifications ATM Physical Interface (PHY) Devices*

<span id="page-169-0"></span>



*ATM Physical Interface (PHY) Devices 5.1 Timing Specifications*





*5.1 Timing Specifications ATM Physical Interface (PHY) Devices*





[Figure 5-1](#page-171-0) illustrates how input waveforms are defined, and [Figure 5-2](#page-172-0) illustrates how output waveforms are defined.

<span id="page-171-0"></span>*Figure 5-1. Input Waveform*



*ATM Physical Interface (PHY) Devices 5.1 Timing Specifications*

The following diagram shows how output waveforms are defined.

<span id="page-172-0"></span>



*5.1 Timing Specifications ATM Physical Interface (PHY) Devices*

#### **5.1.1 Microprocessor Interface Timing**

[Figures 5-3](#page-173-0) through [5-6](#page-179-0) and [Tables 5-2](#page-174-0) through [5-5](#page-179-1) define the timing requirements and characteristics of the microprocessor interface.

<span id="page-173-0"></span>



*NOTE(S):* MCs\* and MW/R\* must not change state while MAs\* is asserted.

*ATM Physical Interface (PHY) Devices 5.1 Timing Specifications*

#### *NOTE:* For [Table 5-2](#page-174-0) loading: Databus = 60 pF, MInt\* = 20 pF

<span id="page-174-0"></span>



#### *5.1 Timing Specifications ATM Physical Interface (PHY) Devices*





*NOTE(S):* MCs\* and MW/R\* must not change state while MAs\* is asserted.

#### *ATM Physical Interface (PHY) Devices 5.1 Timing Specifications*

Label	Description	Min	<b>Max</b>	<b>Unit</b>
t <sub>pwh</sub>	Pulse Width High, MClk	9	50	ns
$t_{\text{pwl}}$	Pulse Width Low, MClk	9	50	ns
t <sub>per</sub>	Period, MCIk	20	125	ns
$t_{\rm SI1}$	Setup Low, MCs* to the rising edge of MClk	1		ns
$t_{\text{hl1}}$	Hold Low, MCs* from the rising edge of MClk	2.5		ns
$t_{\sf sh1}$	Setup High, MCs* to the rising edge of MClk	1		ns
t <sub>hh1</sub>	Hold High, MCs* from the rising edge of MClk	2.5		ns
$t_{sl2}$	Setup Low, MW/R* to the rising edge of MCIk	1		ns
$t_{h12}$	Hold Low, MW/R* from the rising edge of MCIk	2.5		ns
$t_{\rm sh2}$	Setup High, MW/R* to the rising edge of MClk	1		ns
t <sub>hh2</sub>	Hold High, MW/R* from the rising edge of MCIk	2.5		ns
$t_{sl3}$	Setup Low, MAs* to the rising edge of MClk	1		ns
$t_{h13}$	Hold Low, MAs* from the rising edge of MClk	2.5		ns
$t_{sh3}$	Setup High, MAs* to the rising edge of MClk	$\mathbf{1}$		ns
$t_{hh3}$	Hold High, MAs* from the rising edge of MClk	2.5		ns
$t_{s1}$	Setup, MAddr[6:0] to the rising edge of MClk	1		ns
$t_{h1}$	Hold, MAddr[6:0] from the rising edge of MClk	7.5		ns
$t_{s2}$	Setup, MData[7:0] to the rising edge of MClk	1		ns
$t_{h2}$	Hold, MData[7:0] from the rising edge of MClk	7.5		ns
	Output load = $60$ pF on the data bus			

*Table 5-3. Synchronous Mode, Write Timing Table*

*5.1 Timing Specifications ATM Physical Interface (PHY) Devices*



*Figure 5-5. Asynchronous Mode, Read Timing (High-Performance Access Time)*

#### *ATM Physical Interface (PHY) Devices 5.1 Timing Specifications*





*NOTE(S):*

(1) Due to internal sampling mechanisms used, these times are specified in clock cycles rather than absolute values. For these calculations Clk equals the period of clock selected via the Clk pin (either 26 ns or 52 ns; see [Section 2.6](#page-73-0)).

<sup>(2)</sup> Timing starts with either MCs\* or MRd\*, whichever occurs last.<br><sup>(3)</sup> When reading from internal Trace buffers, t<sub>pd</sub> = 19.7 ns.

*5.1 Timing Specifications ATM Physical Interface (PHY) Devices*

<span id="page-179-0"></span>



<span id="page-179-1"></span>*Table 5-5. Asynchronous Mode, Write Timing Table (High-Performance Access Time)*



*NOTE(S):*

(1) Due to internal sampling mechanisms used, these times are specified in clock cycles rather than absolute values. For these calculations Clk equals the period of clock selected via the Clk pin (either 26 ns or 52 ns; see [Section 2.6](#page-73-0)).

(2) Timing starts with either MCs\* or MRd\*, whichever occurs last.
*ATM Physical Interface (PHY) Devices 5.1 Timing Specifications*

### **5.1.2 Transmit UTOPIA Interface Timing**

[Figure 5-7](#page-180-0) and [Table 5-6](#page-181-0) define the timing requirements and characteristics of the transmit UTOPIA interface. All times provided are in nanoseconds. The output load for this interface is 50 pF.

*NOTE:* [Figure 5-7](#page-180-0) shows timing only, it does not imply function.

<span id="page-180-0"></span>



*5.1 Timing Specifications ATM Physical Interface (PHY) Devices*



### <span id="page-181-0"></span>*Table 5-6. Transmit UTOPIA Interface Timing Table*

*ATM Physical Interface (PHY) Devices 5.1 Timing Specifications*

### **5.1.3 Receive UTOPIA Interface Timing**

[Figure 5-8](#page-182-0) and [Table 5-7](#page-183-0) define the timing requirements and characteristics of the receive UTOPIA interface. All times provided are in nanoseconds. The output load for this interface is 50 pF.

*NOTE:* [Figure 5-8](#page-182-0) shows timing only, it does not imply function.

<span id="page-182-0"></span>



*5.1 Timing Specifications ATM Physical Interface (PHY) Devices*



### <span id="page-183-0"></span>*Table 5-7. Receive UTOPIA Interface Timing Table*

*ATM Physical Interface (PHY) Devices 5.1 Timing Specifications*

### **5.1.4 JTAG Interface Timing**

[Figure 5-9](#page-184-1) and [Table 5-8](#page-184-0) define the timing requirements and characteristics of the JTAG interface.

### <span id="page-184-1"></span>*Figure 5-9. JTAG Timing Diagram*



#### <span id="page-184-0"></span>*Table 5-8. JTAG Timing Table*



*5.1 Timing Specifications ATM Physical Interface (PHY) Devices*

### **5.1.5 One-second Interface Timing**

[Figure 5-10](#page-185-1) and [Table 5-9](#page-185-0) show the timing requirements and characteristics of the One-second interface. These output values are measured into a 20 pF load.

<span id="page-185-1"></span>*Figure 5-10. One-second Timing Diagram*



### <span id="page-185-0"></span>*Table 5-9. One-second Timing Table*



*ATM Physical Interface (PHY) Devices 5.1 Timing Specifications*

### **5.1.6 Data Link Timing**

[Figure 5-11](#page-186-0) and [Table 5-10](#page-186-1) show the receive timing requirements and characteristics for the Data Link. [Figure 5-12](#page-187-0) and [Table 5-11](#page-187-1) show the transmit timing requirements and characteristics for the Data Link.

<span id="page-186-0"></span>



<span id="page-186-1"></span>



*5.1 Timing Specifications ATM Physical Interface (PHY) Devices*

<span id="page-187-0"></span>



<span id="page-187-1"></span>*Table 5-11. Data Link Transmit Timing Table*



*ATM Physical Interface (PHY) Devices 5.2 Absolute Maximum Ratings*

## *5.2 Absolute Maximum Ratings*

The absolute maximum ratings listed in [Table 5-10](#page-185-1) are the maximum stresses that the device can tolerate without risking permanent damage. These ratings are not typical of normal operation of the device. Exposure to absolute maximum rating conditions for extended periods of time may affect the device's reliability. This device should be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the power supply voltage by more than +0.5 V can induce destructive latchup.





### *5.3 DC Characteristics*

This section describes the DC characteristics of the CX28250. [Table 5-13](#page-189-0) lists general DC characteristics.

### <span id="page-189-0"></span>*Table 5-13. DC Characteristics*



*ATM Physical Interface (PHY) Devices 5.3 DC Characteristics*

### **5.3.1 PECL—Input**

The PECL input DC characteristics are shown in [Table 5-14.](#page-190-0)

<span id="page-190-0"></span>*Table 5-14. PECL-Input DC Characteristics* 

Symbol	Parameter	Min.	<b>Typical</b>	Max.	<b>Conditions</b>	
$V_{ref}$	Mid-point of $V_{ih}$ and $V_{il}$		$Vdd - 1.4$			
$V_{ih}$	Input Voltage (high level)	$Vdd - 1.2$	$Vdd - 1.0$	$Vdd - 0.9$		
$V_{\parallel}$	Input Voltage (low level)	$Vdd - 2.0$	$Vdd - 1.75$	$Vdd - 1.6$		
$V_{diff}$	Differential Voltage	200	400	800	mV	
<b>NOTE(S):</b> All PECL voltages are referenced to ground.						

### **5.3.2 PECL—Output**

The PECL output DC characteristics are shown in Table 5-15.								
---	--	--	--	--	--	--	--	--

<span id="page-190-1"></span>*Table 5-15. PECL-Output DC Characteristics* 



### **5.3.3 Single-ended PECL Input (SIGDET)**

The single-ended PECL input DC characteristics are shown in [Table 5-16](#page-190-2).

<span id="page-190-2"></span>*Table 5-16. Single-ended PECL Table*

Symbol	Parameter	<b>Minimum</b>	<b>Typical</b>	Maximum
$V_{ih}$		2.13V		
V <sub>il</sub>				1.95 V
Ι'n				$10 \mu A$
ι <sub>il</sub>		$-10 \mu A$		

### *5.4 CX28250 Electrical and Mechanical Description*

This section describes the mechanical characteristics of the CX28250.

*ATM Physical Interface (PHY) Devices 5.4 CX28250 Electrical and Mechanical Description*

### **5.4.1 CX28250 Mechanical Drawing**

The various views of the CX28250 mechanical drawing are shown in [Figure 5-13](#page-192-0), [Figure 5-14,](#page-193-0) and [Figure 5-15](#page-193-1).

<span id="page-192-0"></span>



*5.4 CX28250 Electrical and Mechanical Description ATM Physical Interface (PHY) Devices*

<span id="page-193-0"></span>



<span id="page-193-1"></span>*Figure 5-15. Land Patterns for the CX28250*



# **Appendix A PECL Applications**

This section provides application examples for the PECL interface.

### *A.1 CX28250 to 3.3 V PMD*

If using a PMD that does not output a low level voltage (sink current during a logic 0) the network shown in [Figure A-1](#page-195-0) should be used. Resistors  $R_1$  and  $R_2$ must satisfy two equations.

First, since the Vcc supply and ground both provide a path for the high frequency current, resistors  $R_1$  and  $R_2$  are treated as if they were in parallel, ignoring the extremely high impedance of the PECL input.

$$
Z_0 = \frac{R_1 \times R_2}{(R_1 + R_2)}
$$

where:  $Z_0$  is the characteristic impedance of the circuit board trace. This matching network should be as close to the destination as possible. An overview of circuit board trace impedance is given in Section 3.2.2.

Second,  $R_1$  and  $R_2$  form a voltage divider network that establishes the low-level voltage.

$$
V_{il} = \frac{V_{cc} \times R_2}{(R_1 + R_2)}
$$

For example: if  $Z_0 = 50 \Omega$ ,  $V_{il} = 1.65 V$ , and  $V_{cc} = 3.3 V$ then R<sub>1</sub> = 100 Ω and R<sub>2</sub> = 100 Ω.

*A.1 CX28250 to 3.3 V PMD ATM Physical Interface (PHY) Devices*

<span id="page-195-0"></span>





*ATM Physical Interface (PHY) Devices A.2 CX28250 to 5 V PMD Inputs*

### *A.2 CX28250 to 5 V PMD Inputs*

When connecting the CX28250 3.3 V PECL outputs to 5 V PECL inputs, ensure that the lines are properly terminated. In addition, the input voltage levels must be shifted. Both can be accomplished by the circuits in [Figure A-3.](#page-198-0)

The termination impedance is given by:

$$
Z_0 = \frac{(R_3 + R_4) \times R_5}{(R_3 + R_4 + R_5)}
$$

The outputs of the CX28250 need to be biased near  $V_{ref}$  (2.0 V). Therefore:

$$
V_{ref} = \frac{V_{cc} \times R_5}{(R_3 + R_4 + R_5)}
$$

Furthermore,  $V_{ih}$  and  $V_{il}$  going to the PMD are given by:

$$
V_{ih} = \frac{(V_{cc} - V_{oh}) \times R_4}{(R_3 + R_4)} + V_{oh}
$$

where:  $V_{oh}$  is the high level output from the CX28250 and:

$$
V_{il} = \frac{(R_3 + R_4) \times V_{cc}}{(R_3 + R_4 + R_5)}
$$

Using the values:  $R_3 = 75 \Omega$  $R_4 = 52 \Omega$  $R_5 = 82.5 \Omega$  $V_{\text{oh}} = 2.5 \text{ V}$ results in:  $V_{ref} = 1.968 V$  $V_{ih} = 3.52 V$  $V_{il} = 3.03 V$ 

These values are well within the desired ranges and provide adequate voltage differential for the PMD.

*A.2 CX28250 to 5 V PMD Inputs ATM Physical Interface (PHY) Devices*





500035\_055

#### *ATM Physical Interface (PHY) Devices A.2 CX28250 to 5 V PMD Inputs*

<span id="page-198-0"></span>



### *A.3 CX28250 to 5 V PMD Outputs*

The recommended termination and level shifting circuit for connecting 5.0 V PECL outputs to the CX28250 3.3 V PECL inputs is illustrated in [Figure A-4](#page-200-0). The line termination impedance is demonstrated in the following equation:

$$
Z_0 = \frac{(R_7 + R_8) \times R_6}{(R_6 + R_7 + R_8)}
$$

The outputs of the 5 V PECL should be biased at around  $V_{ref}$ , which is generally  $V_{cc}$ -2.0. Therefore:

$$
3.0V = \frac{(R_7 + R_8) \times V_{cc}}{(R_6 + R_7 + R_8)}
$$

If you select:  $R_6 = 82.5$  Ω  $R_7 = 56 \Omega$  $R_8 = 75 \Omega$  $Z_0 = 50 \Omega$ 

Then the low level input voltage,  $V_{il}$ , going to the CX28250 is:

$$
V_{il} = \frac{5.0 \times R_8}{(R_6 + R_7 + R_8)} = 1.76V
$$

This is well below the maximum of  $V_{ref}$ -0.06 V.

Given that the  $V_{oh}$  for 5 V PECL is around  $V_{cc}$ -1.3 V, then  $V_{ih}$  for the CX28250 is:

$$
V_{ih} = \frac{3.7 \times R_8}{(R_7 + R_8)} = 2.1 V
$$

Not only is this above the minimum ( $V_{ref}$ +0.06), but it provides a differential of 340 mV.

#### *ATM Physical Interface (PHY) Devices A.3 CX28250 to 5 V PMD Outputs*

<span id="page-200-0"></span>



The ideal PECL Layout is illustrated in [Figure A-5.](#page-200-1)

<span id="page-200-1"></span>*Figure A-5. PECL Layout Diagram (3.3 V Inputs)*



*A.3 CX28250 to 5 V PMD Outputs ATM Physical Interface (PHY) Devices*

# **Appendix B Related Standards**

The following is a list of standards relevant to the CX28250.

- ATM Forum UNI Specification 94/0317:
- ATM Forum—ATM User Network Interface Spec. V3.1, Sept. 1994
- ATM Forum Utopia Level 1 Specification, Ver. 2.01, af-phy-0017.000
- ATM Forum Utopia Level 2 Specification, Ver. 1.0, af-phy-0039.000
- ATM Forum—ATM-PHY/95-0766R2: WIRE Specification
- Bellcore Specification T1S1/92-185
- Bellcore Spec. GR-253-CORE: Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria, Issue 1, Dec. 1994
- ITU Recommendation I.432, "B-ISDN User Network Interface—Physical Interface Specification," June 1990
- ITU Recommendation G.707, "Network node interface for the synchronous digital hierarchy (SDH)," 1996
- ITU Recommendation G.709, "Synchronous Multiplexing Structure," 1990
- ITU Recommendation G.804, "ATM Cell Mapping into Pleisiochronous Digital Hierarchy (PDH)"
- ITU Recommendation Q.921: ISDN User-Network Interface Data Link Layer Specification, 03/93
- ANSI T1.105: Synchronous Optical Network (SONET)—Basic Description Including Multiplex Structure, Rates and Formats, 1995
- ANSI T1.627-1993: Broadband ISDN—ATM Layer Functionality and Specification
- I.610: B-ISDN Operation and maintenance Principles and Functions
- GR-1248: Generic Requirements for Operation of ATM Network Elements

All of these documents can be obtained from the following companies:



# **Appendix C Register Summary**

This appendix is a quick reference to the most commonly used CX28250 registers. It lists the bits that are contained in each register.

### *Table C-1. CX28250 Register Summary (1 of 9)*



#### *Table C-1. CX28250 Register Summary (2 of 9)*





*Table C-1. CX28250 Register Summary (3 of 9)*

### *ATM Physical Interface (PHY) Devices*

#### *Table C-1. CX28250 Register Summary (4 of 9)*







#### *Table C-1. CX28250 Register Summary (6 of 9)*







Transmit Header(0) Transmit Header(1) Transmit Header(2) Transmit Header(3)

Transmit Header(0) Transmit Header(1) Transmit Header(2) Transmit Header(3)

Transmit Header(7) Transmit Header(6) Transmit Header(5) Transmit Header(4)

Transmit Header(7) Transmit Header(6) Transmit Header(5) Transmit Header(4)

#### *Table C-1. CX28250 Register Summary (8 of 9)*







#### **www.mindspeed.com**

General Information: U.S. and Canada: (800) 854-8099 International: (949) 483-6996 Headquarters - Newport Beach 4311 Jamboree Rd. P.O. Box C Newport Beach, CA. 92658-8902

# **MNDSPEED**