

VC₁

Video Controller 1

Outline

YGV629 (Function name: VC1, hereinafter described as VC1) is a VDP (Video Display Processor), which has a pattern rendering function by the sprite method according to the attribute settings and a direct line rendering function. Since various effect functions are included sufficiently in the sprite function and line rendering function, more effective presentation can be realized.

Since VC1 can display the bit map image with free display resolution, NTSC to SVGA, on any screen size of monitor, OSD display control for various display units can be made.

And, VC1 includes a line buffer as a VRAM, so the system can be built with a little part. In addition, pattern memory can be connected directly, so that the amount of the control program can be reduced.

Features

□Display Function

- Pattern rendering by the sprite method according to the attribute settings, and OSD display by the direct line rendering according to the attribute settings.
- Two display layers: Sprite display layer and Line display layer, up to 341 can be displayed. However, for the line display layer, up to 1 layer can be displayed.
- Alpha-blending function between layers.

□Sprite Plane Function

- Sprite display of the field on the screen, up to 341
- Size 8×8 to 512×512 dots, independent selection (horizontal & vertical) possible. (in 8 dots)
- 2, 16, 32, 64, or 256 palette colors in 64k colors, 64k-color natural picture display by 16-bit RGB
- Reverse function in right to left or up and down
- Scaling function
- · Alpha-blending function in pixels
- · Anti-aliasing function at the outline part

YAMAHA CORPORATION

YGV629 CATALOG CATALOG No.: LSI-4GV629A60

2008.10



□Line Rendering Function

- Line display of the field, up to 510
- Displayable color: 32768 colors (RGB555) or palette index (10-bit) designation
- Line width: 1 dot to 16 dots available (in dots)
- · Anti-alias rendering available

□Display Resolution

- Display monitor interface timing generation for NTSC, PAL, QVGA, Wide QVGA, VGA, Wide VGA, and SVGA
- Example of the supported resolution: 320×240, 400×240, 640×480, 800×480, 800×600, etc.
- · External Synchronizing Function

□External Memory


- Pattern memory up to 256M bits
- · Mask ROM, SRAM, and NOR type flash-memory connection
- · Access timing settings by the period of the system clock
- Bus width 8-bit/16-bit selection

□Others


- 8-bit parallel interface and serial interface supported
- Indirect mapping to the built-in register and table through the access port.
- · Analog RGB output and Digital RGB data output, with 6 bits DAC for each R,G, and B
- Lead-free 144-pin LQFP (YGV629-VZ)
- CMOS, 3.3V single power supply



■ Block Diagram




■ Examples of System Composition






· Stand-alone system



· OSD to the Analog Image





■ Pin Table

| CPU Interface D7-0 8 I/O CPU Port Selection LVCMOS ○ 4mA PS2-0 3 I CPU Port Selection LVCMOS ○ □ CS N 1 I Chip Select LVCMOS ○ □ RD N 1 I Read Pulse LVCMOS ○ □ WR N 1 I Write Pulse LVCMOS ○ 4mA READY N 1 OT CPU Bus Ready LVCMOS ○ 4mA READY N 1 OT CPU Bus Ready LVCMOS ○ 4mA READY N 1 OT CPU Bus Ready LVCMOS ○ 4mA READY N 1 OT CPU Bus Ready LVCMOS ○ 4mA SER N 1 I CPU Interface Selection LVCMOS ○ 4mA SER N 1 I Serial Interface Chip Select LVCMOS ○ SDIN 1< | Pin Name | No. | I/O | Function | Level | 5Tr | Drive |
|--|-----------------|--------|-------|---|--------|-----|--------|
| PS2-0 | CPU Interface | - | - | | | - | |
| CS N | D7-0 | 8 | I/O | CPU Data Bus | LVCMOS | 0 | 4mA |
| RD N | PS2-0 | 3 | I | CPU Port Selection | LVCMOS | 0 | |
| WR N | CS_N | 1 | I | Chip Select | LVCMOS | 0 | |
| WAIT N | RD_N | 1 | I | Read Pulse | LVCMOS | 0 | |
| READY N | WR N | 1 | I | Write Pulse | LVCMOS | 0 | |
| INT N | WAIT_N | 1 | OT | CPU Bus Wait | LVCMOS | 0 | 4mA |
| SER N 1 I CPU Interface Selection LVCMOS ○ SCS N 1 I Serial Interface Chip Select LVCMOS ○ SDIN 1 I Serial Interface Data Input LVCMOS ○ SDUT 1 OT Serial Interface Data Output LVCMOS ○ 4mA SCLK 1 I Serial Clock Input LVCMOS ○ 4mA SCLK 1 I Reset LVCMOS ○ - RESET_N 1 I Reset LVCMOS ○ - Pattern Memory Interface WD15-0 16 I/O Pattern Memory Data Bus LVCMOS ○ 4mA MA24-0 25 OT Pattern Memory Address Bus LVCMOS ○ 4mA MOE N 1 OT Pattern Memory Output Enable LVCMOS ○ 4mA MWE N 1 OT Pattern Memory Write Pulse LVCMOS ○ 4mA RAHZ N | READY_N | 1 | OT | CPU Bus Ready | LVCMOS | 0 | 4mA |
| SCS N | INT_N | 1 | Od | Interrupt | LVCMOS | 0 | 4mA |
| SDIN 1 I Serial Interface Data Input LVCMOS ○ SDOUT 1 OT Serial Interface Data Output LVCMOS ○ 4mA SCLK 1 I Serial Clock Input LVCMOS ○ - RESET N 1 I Reset LVCMOS ○ - Pattern Memory Interface W LVCMOS ○ - | SER_N | 1 | I | CPU Interface Selection | LVCMOS | 0 | |
| SDOUT | SCS_N | 1 | I | Serial Interface Chip Select | LVCMOS | 0 | |
| SCLK 1 I Serial Clock Input LVCMOS ○ RESET N 1 I Reset LVCMOS ○ Pattern Memory Interface MD15-0 16 I/O Pattern Memory Data Bus LVCMOS ○ 4mA MA24-0 25 OT Pattern Memory Address Bus LVCMOS ○ 4mA MOE N 1 OT Pattern Memory Untput Enable LVCMOS ○ 4mA MWE N 1 OT Pattern Memory Write Pulse LVCMOS ○ 4mA MWE N 1 OT Pattern Memory Write Pulse LVCMOS ○ 4mA MWE N 1 OT Pattern Memory Write Pulse LVCMOS ○ 4mA MWE N 1 OT Pattern Memory Write Pulse LVCMOS ○ 4mA MAD N 1 O Pattern Memory Write Pulse LVCMOS ○ 4mA RAG, B 3 O Analog Image Output LVCMOS ○ <td>SDIN</td> <td>1</td> <td>I</td> <td>Serial Interface Data Input</td> <td>LVCMOS</td> <td>0</td> <td></td> | SDIN | 1 | I | Serial Interface Data Input | LVCMOS | 0 | |
| RESET_N 1 I Reset LVCMOS ○ Pattern Memory Interface MD15-0 16 I/O Pattern Memory Data Bus LVCMOS ○ 4mA MA24-0 25 OT Pattern Memory Address Bus LVCMOS ○ 4mA MOE N 1 OT Pattern Memory Urput Enable LVCMOS ○ 4mA MWE N 1 OT Pattern Memory Write Pulse LVCMOS ○ 4mA RAHZ N 1 I Pattern Memory High Impedance Switching LVCMOS ○ 4mA Monitor Interface V RG,B 3 O Analog Image Output Analog □ IREF 1 - DAC Reference Power Supply Analog □ DR5-0 6 O Digital Image R Output LVCMOS 4mA DB5-0 6 O Digital Image B Output LVCMOS 4mA VSYNC N 1 O Vertical Synchronizing Signal Output LVCMOS | SDOUT | 1 | OT | Serial Interface Data Output | | 0 | 4mA |
| Pattern Memory Interface MD15-0 16 I/O Pattern Memory Data Bus LVCMOS ○ 4mA MA24-0 25 OT Pattern Memory Address Bus LVCMOS ○ 4mA MOE_N 1 OT Pattern Memory Output Enable LVCMOS ○ 4mA MWE_N 1 OT Pattern Memory Write Pulse LVCMOS ○ 4mA RAHZ N 1 I Pattern Memory High Impedance Switching LVCMOS ○ 4mA RAHZ N 1 I Pattern Memory High Impedance Switching LVCMOS ○ 4mA Monitor Interface ************************************ | SCLK | 1 | I | Serial Clock Input | LVCMOS | 0 | |
| MD15-016I/OPattern Memory Data BusLVCMOS○4mAMA24-025OTPattern Memory Address BusLVCMOS○4mAMOE N1OTPattern Memory Output EnableLVCMOS○4mAMWE N1OTPattern Memory Write PulseLVCMOS○4mARAHZ N1IPattern Memory High Impedance SwitchingLVCMOS○4mAROB B3OAnalog Image OutputAnalogImage Image | RESET_N | 1 | I | Reset | LVCMOS | 0 | |
| MA24-025OTPattern Memory Address BusLVCMOS○4mAMOE N1OTPattern Memory Output EnableLVCMOS○4mAMWE N1OTPattern Memory Write PulseLVCMOS○4mARAHZ N1IPattern Memory High Impedance SwitchingLVCMOS○-Monitor InterfaceBAnalogLVCMOS○-R.G.B3OAnalog Image OutputAnalog-IREF1-DAC Reference Power SupplyAnalog-DR5-06ODigital Image R OutputLVCMOS4mADB5-06ODigital Image G OutputLVCMOS4mAVSYNC N1OVertical Synchronizing Signal OutputLVCMOS4mAHCSYNC_N1OHorizontal Synchronizing J Composite Synchronizing Signal OutputLVCMOS4mAVSIN_N1IVertical Synchronizing InputLVCMOS○HSIN_N1IHorizontal Synchronizing InputLVCMOS○BLANK_N1ODisplay Timing OutputLVCMOS4mAYS N1OSub-carrier ClockLVCMOS4mAPSC1OSub-carrier ClockLVCMOS4mADOTCLK1ODot Clock OutputLVCMOS4mA | Pattern Memor | y Inte | rface | | | | - |
| MOE N1OTPattern Memory Output EnableLVCMOS•4mAMWE N1OTPattern Memory Write PulseLVCMOS•4mARAHZ N1IPattern Memory High Impedance SwitchingLVCMOS••Monitor InterfaceR,G,B3OAnalog Image OutputAnalog••IREF1-DAC Reference Power SupplyAnalog••DR5-06ODigital Image R OutputLVCMOS4mADB5-06ODigital Image B OutputLVCMOS4mAVSYNC N1OVertical Synchronizing Signal OutputLVCMOS4mAHCSYNC_N1OHorizontal Synchronizing / Composite Synchronizing Signal OutputLVCMOS4mAVSIN_N1IVertical Synchronizing InputLVCMOS•HSIN_N1IHorizontal Synchronizing InputLVCMOS•BLANK_N1ODisplay Timing OutputLVCMOS4mAFSC1OSub-carrier ClockLVCMOS4mAYS N1OTO Sub-carrier ClockLVCMOS4mADOTCLK1ODot Clock OutputLVCMOS4mA | MD15-0 | 16 | I/O | Pattern Memory Data Bus | LVCMOS | 0 | 4mA |
| MWE N1OTPattern Memory Write PulseLVCMOS04mARAHZ N1IPattern Memory High Impedance SwitchingLVCMOS0Monitor InterfaceR,G,B3OAnalog Image OutputAnalogAnalogIREF1-DAC Reference Power SupplyAnalogDR5-06ODigital Image R OutputLVCMOS4mADB5-06ODigital Image B OutputLVCMOS4mAVSYNC N1OVertical Synchronizing Signal OutputLVCMOS4mAHCSYNC_N1OHorizontal Synchronizing / Composite Synchronizing Signal OutputLVCMOS4mAVSIN_N1IVertical Synchronizing InputLVCMOS0HSIN_N1IHorizontal Synchronizing InputLVCMOS0BLANK_N1ODisplay Timing OutputLVCMOS4mAFSC1OSub-carrier ClockLVCMOS4mAYS_N1OYS_OutputLVCMOS4mADOTCLK1ODot Clock OutputLVCMOS4mA | MA24-0 | 25 | OT | Pattern Memory Address Bus | LVCMOS | 0 | 4mA |
| RAHZ N 1 I Pattern Memory High Impedance Switching LVCMOS ○ Monitor Interface R,G,B 3 O Analog Image Output Analog □ IREF 1 - DAC Reference Power Supply Analog □ DR5-0 6 O Digital Image R Output LVCMOS 4mA DB5-0 6 O Digital Image B Output LVCMOS 4mA VSYNC N 1 O Vertical Synchronizing Signal Output LVCMOS 4mA HCSYNC_N 1 O Horizontal Synchronizing / Composite Synchronizing Signal Output LVCMOS 4mA VSIN_N 1 I Vertical Synchronizing Input LVCMOS ○ HSIN_N 1 I Horizontal Synchronizing Input LVCMOS ○ BLANK_N 1 O Display Timing Output LVCMOS 4mA FSC 1 O Sub-carrier Clock LVCMOS 4mA YS_N 1 O TO Sub-carrier Clock LVCMOS 4mA DOTCLK 1 O D | MOE_N | 1 | OT | Pattern Memory Output Enable | LVCMOS | 0 | 4mA |
| R,G,B 3 O Analog Image Output Analog IREF 1 - DAC Reference Power Supply Analog DR5-0 6 O Digital Image R Output LVCMOS 4mA | MWE_N | 1 | OT | Pattern Memory Write Pulse | LVCMOS | 0 | 4mA |
| R,G,B 3 O Analog Image Output Analog IREF 1 - DAC Reference Power Supply Analog DR5-0 6 O Digital Image R Output LVCMOS 4mA DG5-0 6 O Digital Image G Output LVCMOS 4mA DB5-0 6 O Digital Image B Output LVCMOS 4mA VSYNC N 1 O Vertical Synchronizing Signal Output LVCMOS 4mA HCSYNC_N 1 O Horizontal Synchronizing / Composite Synchronizing Signal Output LVCMOS 4mA VSIN_N 1 I Vertical Synchronizing Input LVCMOS 0 HSIN_N 1 I Vertical Synchronizing Input LVCMOS 0 HSIN_N 1 I Horizontal Synchronizing Input LVCMOS 0 BLANK_N 1 O Display Timing Output LVCMOS 4mA FSC 1 O Sub-carrier Clock LVCMOS 4mA OOTCLK 1 O Dot Clock Output LVCMOS 4mA | RAHZ_N | 1 | I | Pattern Memory High Impedance Switching | LVCMOS | 0 | |
| REF | Monitor Interfa | ace | | | - | | _ |
| DR5-0 6 O Digital Image R Output LVCMOS 4mA DG5-0 6 O Digital Image G Output LVCMOS 4mA DB5-0 6 O Digital Image B Output LVCMOS 4mA VSYNC N 1 O Vertical Synchronizing Signal Output LVCMOS 4mA HCSYNC_N 1 O Horizontal Synchronizing / Composite Synchronizing Signal Output LVCMOS 4mA VSIN_N 1 I Vertical Synchronizing Input LVCMOS 0 HSIN_N 1 I Horizontal Synchronizing Input LVCMOS 0 BLANK_N 1 O Display Timing Output LVCMOS 4mA FSC 1 O Sub-carrier Clock LVCMOS 4mA ODTCLK 1 O Dot Clock Output LVCMOS 4mA | R,G,B | 3 | О | Analog Image Output | Analog | | |
| DG5-0 6 O Digital Image G Output LVCMOS 4mA DB5-0 6 O Digital Image B Output LVCMOS 4mA VSYNC N 1 O Vertical Synchronizing Signal Output LVCMOS 4mA HCSYNC_N 1 O Horizontal Synchronizing / Composite Synchronizing Signal Output LVCMOS 4mA VSIN_N 1 I Vertical Synchronizing Input LVCMOS ○ HSIN_N 1 I Horizontal Synchronizing Input LVCMOS ○ BLANK_N 1 O Display Timing Output LVCMOS 4mA FSC 1 O Sub-carrier Clock LVCMOS 4mA YS N 1 O YS Output LVCMOS 4mA DOTCLK 1 O Dot Clock Output LVCMOS 4mA | IREF | 1 | - | DAC Reference Power Supply | Analog | | |
| DB5-0 6 O Digital Image B Output LVCMOS 4mA VSYNC N 1 O Vertical Synchronizing Signal Output LVCMOS 4mA HCSYNC_N 1 O Horizontal Synchronizing / Composite Synchronizing Signal Output LVCMOS 4mA VSIN_N 1 I Vertical Synchronizing Input LVCMOS ○ HSIN_N 1 I Horizontal Synchronizing Input LVCMOS ○ BLANK_N 1 O Display Timing Output LVCMOS 4mA FSC 1 O Sub-carrier Clock LVCMOS 4mA YS_N 1 O YS_Output LVCMOS 4mA DOTCLK 1 O Dot Clock Output LVCMOS 4mA | | 6 | О | | LVCMOS | | 4mA |
| VSYNC N 1 O Vertical Synchronizing Signal Output LVCMOS 4mA HCSYNC_N 1 O Horizontal Synchronizing / Composite Synchronizing Signal Output LVCMOS 4mA VSIN_N 1 I Vertical Synchronizing Input LVCMOS 0 HSIN_N 1 I Horizontal Synchronizing Input LVCMOS 0 BLANK_N 1 O Display Timing Output LVCMOS 4mA FSC 1 O Sub-carrier Clock LVCMOS 4mA YS_N 1 O YS_Output LVCMOS 4mA DOTCLK 1 O Dot Clock Output LVCMOS 4mA | DG5-0 | 6 | O | | LVCMOS | | 4mA |
| HCSYNC_N1OHorizontal Synchronizing / Composite Synchronizing Signal OutputLVCMOS4mAVSIN_N1IVertical Synchronizing InputLVCMOS0HSIN_N1IHorizontal Synchronizing InputLVCMOS0BLANK_N1ODisplay Timing OutputLVCMOS4mAFSC1OSub-carrier ClockLVCMOS4mAYS_N1OYS_OutputLVCMOS4mADOTCLK1ODot Clock OutputLVCMOS4mA | | 6 | O | | | | 4mA |
| VSIN_N 1 I Vertical Synchronizing Input LVCMOS HSIN_N 1 I Horizontal Synchronizing Input LVCMOS BLANK_N 1 O Display Timing Output LVCMOS FSC 1 O Sub-carrier Clock LVCMOS YS N 1 O YS Output LVCMOS DOTCLK 1 O Dot Clock Output LVCMOS HMA | VSYNC_N | 1 | О | | LVCMOS | | 4mA |
| VSIN_N 1 I Vertical Synchronizing Input LVCMOS HSIN_N 1 I Horizontal Synchronizing Input LVCMOS BLANK_N 1 O Display Timing Output LVCMOS 4mA FSC 1 O Sub-carrier Clock LVCMOS 4mA YS N 1 O YS Output LVCMOS 4mA DOTCLK 1 O Dot Clock Output LVCMOS 4mA | HCSVNC N | 1 | 0 | | LVCMOS | | Am A |
| HSIN_N 1 I Horizontal Synchronizing Input LVCMOS ○ BLANK_N 1 O Display Timing Output LVCMOS 4mA FSC 1 O Sub-carrier Clock LVCMOS 4mA YS_N 1 O YS_Output LVCMOS 4mA DOTCLK 1 O Dot Clock Output LVCMOS 4mA | _ | 1 | U | | | | 4111/4 |
| BLANK N 1 O Display Timing Output LVCMOS 4mA FSC 1 O Sub-carrier Clock LVCMOS 4mA YS N 1 O YS Output LVCMOS 4mA DOTCLK 1 O Dot Clock Output LVCMOS 4mA | | | | | | 0 | |
| FSC 1 O Sub-carrier Clock LVCMOS 4mA YS N 1 O YS Output LVCMOS 4mA DOTCLK 1 O Dot Clock Output LVCMOS 4mA | | | | | | 0 | |
| YS N 1 O YS Output LVCMOS 4mA DOTCLK 1 O Dot Clock Output LVCMOS 4mA | | | | | | | |
| DOTCLK 1 O Dot Clock Output LVCMOS 4mA | | | | | | | |
| | | | | | | | 4mA |
| | DOTCLK | 1 | О | • | | | 4mA |

Od: open drain output, OT: 3-state output, 5Tr: 5V Tolerant, Drive: driving capability

Note) VC1 has no built-in pull up resistor. Pull up the pins externally as necessary.

The tolerant attribute is an attribute of the input buffer, output buffer that can become the high-impedance state, and bi-directional buffer, and indicates that no current flows into the pin to which a voltage higher than the VC1 supply voltage is applied.

However, a voltage higher than 4.6V (Absolute Maximum Rating) cannot be applied to the pin with the supply voltage not applied to VC1. In addition, a voltage higher than 3.6V (Recommended Operating Voltage) cannot be steadily applied to the pin under such condition.

A momentarily-applied voltage in excess of 3.6V is allowable as seen in power on/off.



| Pin Name | No. | I/O | Function | Level | 5Tr | Drive |
|--------------|-----|-----|-------------------------------------|--------|-----|-------|
| Clock | | | | | | |
| XIN | 1 | I | Reference Clock Input | | | |
| XOUT | 1 | О | X'tal connection pin | | | |
| DTCKIN | 1 | I | Display system Clock Input | LVCMOS | 0 | |
| DTCKS_N | 1 | I | Display system Clock Selection | LVCMOS | 0 | |
| FILTER | 1 | - | PLL Filter Connection | Analog | | |
| PLLCTL5-0 | 6 | I | PLL Control | LVCMOS | 0 | |
| Power Supply | | | | | | |
| VDD | 11 | - | Digital Power Supply | | | |
| VSS | 14 | - | Digital VSS | | | |
| PLLVDD | 1 | - | Power Supply for PLL | | | |
| PLLVSS | 1 | - | VSS for PLL | | | |
| AVDD | 1 | - | Power Supply for DAC | | | |
| AVSS | 1 | - | VSS for DAC | | | |
| LSI Test Pin | _ | - | | | - | |
| XTEST2-0 | 3 | I | Test Pin | LVCMOS | 0 | |
| Others | | | | | | |
| NC | 4 | - | No connection Pin. Connect nothing. | | | |

Od: open drain output, OT: 3-state output, 5Tr: 5V Tolerant, Drive: driving capability

Note) VC1 has no built-in pull up resistor. Pull up the pins externally as necessary.

The tolerant attribute is an attribute of the input buffer, output buffer that can become the high-impedance state, and bi-directional buffer, and indicates that no current flows into the pin to which a voltage higher than the VC1 supply voltage is applied.

However, a voltage higher than 4.6V (Absolute Maximum Rating) cannot be applied to the pin with the supply voltage not applied to VC1. In addition, a voltage higher than 3.6V (Recommended Operating Voltage) cannot be steadily applied to the pin under such condition.

A momentarily-applied voltage in excess of 3.6V is allowable as seen in power on/off.



■ Pin Assignment Table

| 1 | No | Pin Name | I/O | No | Pin Name | I/O | No | Pin Name | I/O | No | Pin Name | I/O |
|---|----|----------|-----|----|----------|-----|-----|----------|-----|-----|----------|-----|
| 3 | 1 | PLLVDD | | 37 | SCLK | I | 73 | MWE_N | OT | 109 | VDD | |
| 4 NC | 2 | FILTER | A | 38 | SER_N | I | 74 | MOE_N | OT | 110 | VSS | |
| S | 3 | PLLVSS | | 39 | RESET_N | I\$ | 75 | MD15 | I/O | 111 | DR0 | О |
| 6 | 4 | NC | | 40 | VSS | | 76 | MD7 | I/O | 112 | DR1 | О |
| The process of the | 5 | PLLCTL5 | I | 41 | VDD | | 77 | MD14 | I/O | 113 | DR2 | О |
| R | 6 | PLLCTL4 | I | 42 | MA0 | OT | 78 | MD6 | I/O | 114 | DR3 | О |
| 9 | 7 | PLLCTL3 | I | 43 | MA1 | OT | 79 | MD13 | I/O | 115 | DR4 | О |
| 10 | 8 | PLLCTL2 | I | 44 | MA2 | OT | 80 | MD5 | I/O | 116 | DR5 | О |
| 11 DTCKS N | 9 | PLLCTL1 | I | 45 | MA3 | OT | 81 | VSS | | 117 | VSS | |
| 12 DTCKIN | 10 | PLLCTL0 | I | 46 | MA4 | OT | 82 | VDD | | 118 | VDD | |
| 13 | 11 | DTCKS_N | I | 47 | MA5 | OT | 83 | MD12 | I/O | 119 | DG0 | О |
| 14 VDD | 12 | DTCKIN | I | 48 | VSS | | 84 | MD4 | I/O | 120 | DG1 | О |
| 15 D0 | 13 | VSS | | 49 | MA6 | ОТ | 85 | MD11 | I/O | 121 | DG2 | О |
| 16 | 14 | VDD | | 50 | MA7 | OT | 86 | MD3 | I/O | 122 | DG3 | О |
| 17 D2 | 15 | D0 | I/O | 51 | MA8 | OT | 87 | MD10 | I/O | 123 | DG4 | О |
| 18 D3 I/O 54 MA11 OT 90 MD1 I/O 126 VDD 19 D4 I/O 55 VDD 91 VSS 127 DB0 O 20 D5 I/O 56 VSS 92 VDD 128 DB1 O 21 D6 I/O 57 MA12 OT 93 MD8 I/O 129 DB2 O 22 D7 I/O 58 MA13 OT 94 MD0 I/O 130 DB3 O 23 WAIT_N OT 59 MA14 OT 95 RAHZ_N I 130 DB3 O 24 READY_N OT 60 MA15 OT 96 XTEST2 I 132 DB5 O 25 INT_N Od 61 MA16 OT 97 XTEST1 I 133 VSS I 134 | 16 | D1 | I/O | 52 | MA9 | OT | 88 | MD2 | I/O | 124 | DG5 | О |
| 19 | 17 | D2 | I/O | 53 | MA10 | ОТ | 89 | MD9 | I/O | 125 | VSS | |
| D5 | 18 | D3 | I/O | 54 | MA11 | OT | 90 | MD1 | I/O | 126 | VDD | |
| 21 D6 I/O 57 MA12 OT 93 MD8 I/O 129 DB2 O 22 D7 I/O 58 MA13 OT 94 MD0 I/O 130 DB3 O 23 WAIT_N OT 59 MA14 OT 95 RAHZ_N I 131 DB4 O 24 READY_N OT 60 MA15 OT 96 XTEST2 I 132 DB5 O 25 INT_N Od 61 MA16 OT 97 XTEST1 I 133 VSS O 26 VDD 62 MA17 OT 98 XTEST0 I 134 FSC O 27 VSS 63 VSS 99 VSIN_N I 135 YS_N N O 28 CS_N I 64 MA18 OT 100 HSIN_N I 136 | 19 | D4 | I/O | 55 | VDD | | 91 | VSS | | 127 | DB0 | О |
| 22 D7 I/O 58 MA13 OT 94 MD0 I/O 130 DB3 O 23 WAIT_N OT 59 MA14 OT 95 RAHZ_N I 131 DB3 O 24 READY_N OT 60 MA15 OT 96 XTEST2 I 132 DB5 O 25 INT_N Od 61 MA16 OT 97 XTEST1 I 132 DB5 O 26 VDD 62 MA17 OT 98 XTEST0 I 134 FSC O 27 VSS 63 VSS 99 VSIN_N I 135 YS_N O 28 CS_N I 64 MA18 OT 100 HSIN_N I 136 VSYNC_N O 29 WR_N I 65 MA19 OT 101 NC 137 HCSYNC_N < | 20 | D5 | I/O | 56 | VSS | | 92 | VDD | | 128 | DB1 | О |
| 23 WAIT_N OT 59 MA14 OT 95 RAHZ_N I 131 DB4 O 24 READY_N OT 60 MA15 OT 96 XTEST2 I 132 DB5 O 25 INT_N Od 61 MA16 OT 97 XTEST1 I 133 VSS 26 VDD 62 MA17 OT 98 XTEST0 I 134 FSC O 27 VSS 63 VSS 99 VSIN_N I 135 YS_N O 28 CS_N I 64 MA18 OT 100 HSIN_N I 136 VSYNC_N O 29 WR_N I 65 MA19 OT 101 NC 137 HCSYNC_N O 30 RD_N I 66 MA20 OT 102 AVDD 138 BLANK_N O | 21 | D6 | I/O | 57 | MA12 | OT | 93 | MD8 | I/O | 129 | DB2 | О |
| 24 READY_N OT 60 MA15 OT 96 XTEST2 I 132 DB5 O 25 INT_N Od 61 MA16 OT 97 XTEST1 I 133 VSS 26 VDD 62 MA17 OT 98 XTEST0 I 134 FSC O 27 VSS 63 VSS 99 VSIN_N I 135 YS_N O 28 CS_N I 64 MA18 OT 100 HSIN_N I 136 VSYNC_N O 29 WR_N I 65 MA19 OT 101 NC 137 HCSYNC_N O 30 RD_N I 66 MA20 OT 102 AVDD 138 BLANK_N O 31 PS2 I 67 MA21 OT 103 R AO 140 VDD 33 <td< td=""><td>22</td><td>D7</td><td>I/O</td><td>58</td><td>MA13</td><td>OT</td><td>94</td><td>MD0</td><td>I/O</td><td>130</td><td>DB3</td><td>О</td></td<> | 22 | D7 | I/O | 58 | MA13 | OT | 94 | MD0 | I/O | 130 | DB3 | О |
| 25 INT_N Od 61 MA16 OT 97 XTEST1 I 133 VSS 26 VDD 62 MA17 OT 98 XTEST0 I 134 FSC O 27 VSS 63 VSS 99 VSIN_N I 135 YS_N O 28 CS_N I 64 MA18 OT 100 HSIN_N I 136 VSYNC_N O 29 WR_N I 65 MA19 OT 101 NC 137 HCSYNC_N O 30 RD_N I 66 MA20 OT 102 AVDD 138 BLANK_N O 31 PS2 I 67 MA21 OT 103 R AO 139 DOTCLK O 32 PS1 I 68 MA22 OT 104 G AO 140 VDD 34 SDOU | 23 | WAIT_N | OT | 59 | MA14 | OT | 95 | RAHZ_N | I | 131 | DB4 | О |
| 26 VDD 62 MA17 OT 98 XTESTO I 134 FSC O 27 VSS 63 VSS 99 VSIN_N I 135 YS_N O 28 CS_N I 64 MA18 OT 100 HSIN_N I 136 VSYNC_N O 29 WR_N I 65 MA19 OT 101 NC 137 HCSYNC_N O 30 RD_N I 66 MA20 OT 102 AVDD 138 BLANK_N O 31 PS2 I 67 MA21 OT 103 R AO 139 DOTCLK O 32 PS1 I 68 MA22 OT 104 G AO 140 VDD 33 PS0 I 69 MA23 OT 105 B AO 141 XIN I 34 | 24 | READY_N | OT | 60 | MA15 | OT | 96 | XTEST2 | I | 132 | DB5 | О |
| 27 VSS 63 VSS 99 VSIN_N I 135 YS_N O 28 CS_N I 64 MA18 OT 100 HSIN_N I 136 VSYNC_N O 29 WR_N I 65 MA19 OT 101 NC 137 HCSYNC_N O 30 RD_N I 66 MA20 OT 102 AVDD 138 BLANK_N O 31 PS2 I 67 MA21 OT 103 R AO 139 DOTCLK O 32 PS1 I 68 MA22 OT 104 G AO 140 VDD 33 PS0 I 69 MA23 OT 105 B AO 141 XIN I 34 SDOUT OT 70 MA24 OT 106 IREF A 142 XOUT O | 25 | INT_N | Od | 61 | MA16 | OT | 97 | XTEST1 | I | 133 | VSS | |
| 28 CS_N I 64 MA18 OT 100 HSIN_N I 136 VSYNC_N O 29 WR_N I 65 MA19 OT 101 NC 137 HCSYNC_N O 30 RD_N I 66 MA20 OT 102 AVDD 138 BLANK_N O 31 PS2 I 67 MA21 OT 103 R AO 139 DOTCLK O 32 PS1 I 68 MA22 OT 104 G AO 140 VDD 33 PS0 I 69 MA23 OT 105 B AO 141 XIN I 34 SDOUT OT 70 MA24 OT 106 IREF A 142 XOUT O 35 SDIN I 71 VDD 107 AVSS 143 VSS | 26 | VDD | | 62 | MA17 | OT | 98 | XTEST0 | I | 134 | FSC | О |
| 29 WR_N I 65 MA19 OT 101 NC 137 HCSYNC_N O 30 RD_N I 66 MA20 OT 102 AVDD 138 BLANK_N O 31 PS2 I 67 MA21 OT 103 R AO 139 DOTCLK O 32 PS1 I 68 MA22 OT 104 G AO 140 VDD 33 PS0 I 69 MA23 OT 105 B AO 141 XIN I 34 SDOUT OT 70 MA24 OT 106 IREF A 142 XOUT O 35 SDIN I 71 VDD 107 AVSS 143 VSS | 27 | VSS | | 63 | VSS | | 99 | VSIN_N | I | 135 | YS_N | О |
| 30 RD N I 66 MA20 OT 102 AVDD 138 BLANK N O 31 PS2 I 67 MA21 OT 103 R AO 139 DOTCLK O 32 PS1 I 68 MA22 OT 104 G AO 140 VDD 33 PS0 I 69 MA23 OT 105 B AO 141 XIN I 34 SDOUT OT 70 MA24 OT 106 IREF A 142 XOUT O 35 SDIN I 71 VDD 107 AVSS 143 VSS | 28 | CS_N | I | 64 | MA18 | OT | 100 | HSIN_N | I | 136 | VSYNC_N | О |
| 31 PS2 I 67 MA21 OT 103 R AO 139 DOTCLK O 32 PS1 I 68 MA22 OT 104 G AO 140 VDD 33 PS0 I 69 MA23 OT 105 B AO 141 XIN I 34 SDOUT OT 70 MA24 OT 106 IREF A 142 XOUT O 35 SDIN I 71 VDD 107 AVSS 143 VSS | 29 | WR_N | I | 65 | MA19 | OT | 101 | NC | | 137 | HCSYNC_N | О |
| 32 PS1 I 68 MA22 OT 104 G AO 140 VDD 33 PS0 I 69 MA23 OT 105 B AO 141 XIN I 34 SDOUT OT 70 MA24 OT 106 IREF A 142 XOUT O 35 SDIN I 71 VDD 107 AVSS 143 VSS | 30 | RD_N | I | 66 | MA20 | OT | 102 | AVDD | | 138 | BLANK_N | О |
| 33 PS0 I 69 MA23 OT 105 B AO 141 XIN I 34 SDOUT OT 70 MA24 OT 106 IREF A 142 XOUT O 35 SDIN I 71 VDD 107 AVSS 143 VSS | 31 | PS2 | I | 67 | MA21 | OT | 103 | R | AO | 139 | DOTCLK | О |
| 34 SDOUT OT 70 MA24 OT 106 IREF A 142 XOUT O 35 SDIN I 71 VDD 107 AVSS 143 VSS | 32 | PS1 | I | 68 | MA22 | OT | 104 | G | AO | 140 | VDD | |
| 35 SDIN I 71 VDD 107 AVSS 143 VSS | 33 | PS0 | I | 69 | MA23 | OT | 105 | В | AO | 141 | XIN | I |
| | 34 | SDOUT | OT | 70 | MA24 | OT | 106 | IREF | A | 142 | XOUT | О |
| 36 SCS_N I 72 VSS 108 NC 144 NC | 35 | SDIN | I | 71 | VDD | | 107 | AVSS | | 143 | VSS | |
| | 36 | SCS_N | I | 72 | VSS | | 108 | NC | | 144 | NC | |

NC indicates a no-connection pin. Make an open state electrically.


The meaning of each symbol for I/O is as follows.

I: Input, I\$: Schmitt trigger input, I/O: Input Output, O: Output, Od: Open drain output,

OT: 3-state output, AO: Analog output, A: Analog pin



Pin Assignment



< Top View >



■ Pins Functions

A 3.3V supply voltage is supplied to VC1. Therefore, the interface between peripheral circuits uses LVCMOS (3.3V) for input/output. However, input pins, input/output pins, tri-state output pins, and an open-drain pin except XIN, XOUT, and the analog pins can interface with the 5V TTL level compatible device because they have 5V voltage tolerance.

Use the independent resistors for each pin, when pulling up or down the input pin and the input output pin externally. However, the common resistor can be used between the input pins when pulling up or down the input signal to the input pin. And, when pulling down the tolerant pin, connect to the ground level, through a resistor with $7k\Omega$ or lower.

■ Power Supply

VC1 needs a 3.3V single power supply. There is a dedicated analog power supply pin for the built-in PLL and DAC as well as the digital power supply pin.

There is no restriction for the procedure to turn on the power supplies. Please power on or power off the power supplies so that the time difference from the first power supply to the last one becomes within 1 second.

- **VDD** (Power supply Pin No.14, 26, 41, 55, 71, 82, 92, 109, 118, 126, 140)
- VSS (Power supply Pin No.13, 27, 40, 48, 56, 63, 72, 81, 91, 110, 117, 125, 133, 143) Power supply pins for the internal digital circuit. Supply 3.3V to the VDD pin, and supply the ground level to the VSS pin.
- **PLLVDD** (Power supply Pin No.1)
- PLLVSS (Power supply Pin No.3)

Analog Power supply pin for the built-in PLL Supply 3.3V to the PLLVDD pin, and supply the ground level to the PLLVSS pin.

- **AVDD** (Power supply Pin No.102)
- **AVSS** (Power supply Pin No.107)

Analog Power supply pin for the built-in DAC

■ System Reset

VC1 must be reset in the power-on.

• **RESET N** (Schmitt trigger input Pin No.39)

Reset pin. Input the power-on-reset signal. The reset signal with the given time must be input after the power-on.

The pin is low active. The pin uses a schmitt trigger type buffer.



■ Clock

Supply two clocks of the display system clock and the reference clock to the VC1 separately.

The display system clock becomes the original of a clock (dot clock) that is used for outputting monitor scan timing and display data.

The reference clock becomes the original of a clock (system clock) that is used for the process except the above.

The system clock and dot clock can be generated from the reference clock by supplying only the reference clock to VC1.

- XIN (Input Pin No.141)
- **XOUT** (Output Pin No.142)

The reference clock input pin. Reference clock of the built-in PLL is input.

• **DTCKIN** (Input Pin No.12)

Display system clock input pin. Input a clock which becomes the original of a clock (dot clock) that is used for outputting monitor scan timing and display data.

• **DTCKS N** (Input Pin No.11)

Display system clock selection pin. The signal selects a pin to input the display system clock.

• PLLCTL5-0 (Input Pin No.5-10)

PLL control pin. The pins set the multiplication number of the system clock that is generated in the built-in PLL to the reference clock.

• FILTER (Analog Pin No.2)

A filter connection pin for the built-in PLL that is used for the system clock oscillation.

■ CPU Interface

Each CPU interface pin is used for the interface with the host CPU. The host CPU can control VC1 as an external I/O device.

The CPU interface of VC1 can select the 8-bit parallel interface or the serial interface. And, since its access timing is asynchronous interface, connection to various CPUs is possible.

• **D7-0** (Input Output Pin No.15-22)

CPU data bus pin. The data bus pins are connected to the CPU external bus when 8-bit parallel interface is selected.

• **PS2-0** (Input Pin No.31-33)

Selection pin for the internal port.

Connect the pins to the CPU external address bus when 8-bit parallel interface is selected.

• CS N (Input Pin No.28)

Chip-select input pin. Input the chip-select signal to the pin when 8-bit parallel interface is selected.

• **RD N** (Input Pin No.30)

Read pulse input pin.

The strobe signal for the data read (from CPU to VC1) is input when using in 8-bit parallel interface.

• WR N (Input Pin No.29)

Write pulse input pin. The strobe signal for the data write (from CPU to VC1) is input when using in 8-bit parallel interface.



• WAIT_N (3-state output Pin No.23)

CPU bus wait pin. The bus wait request signal to CPU is output from this pin when using in 8-bit parallel interface.

• **READY N** (3-state output Pin No.24)

CPU bus ready pin. The bus ready signal to CPU is output from this pin when using in 8-bit parallel interface.

• INT N (Open drain output Pin No.25)

Interrupt signal output pin. An interrupt request signal to CPU is output.

• **SER N** (Input Pin No.38)

CPU interface selection pin.

This pin selects which to select as a CPU interface from the serial interface or the 8-bit parallel interface.

• SCS_N(Input Pin No.36)

Serial interface chip select input pin.

The chip-select signal is input when using in the serial interface. SDIN pin and SCLK pin becomes valid

• **SDIN** (Input Pin No.35)

Serial data input pin.

Data is input when using in serial interface.

• **SDOUT** (3-state output Pin No.34)

Serial data output pin. Data is output when using in serial interface.

• SCLK (Input Pin No.37)

Serial clock input pin. A clock is input when using in serial interface.

■ Pattern Memory Interface

Each pin of the pattern memory interface is used as the interface with the pattern memory, which is connected to the VC1 local bus. Mask-ROM, NOR type flash-memory, and SRAM, etc. can be connected to the pattern memory.

• **MD15-0** (Input Output Pin No.75-80, 83-90, 93, 94)

Pattern memory data bus pin. These pins are connected to the data bus of the pattern memory.

• MA24 - 0(3-state output Pin No.42-47, 49-54, 57-62, 64-70)

Pattern memory address bus pin. These pins are connected to the address bus of the pattern memory.

• MOE N(3-state output Pin No.74)

Pattern memory output enable pin. The output enable signal to the pattern memory is output.

• MWE N(3-state output Pin No.73)

Pattern memory write pulse output pin. The write enable signal to the pattern memory is output.

• **RAHZ N** (Input Pin No.95)

Pattern memory high-impedance switching pin.



■ Monitor Interface

Each pin of the monitor interface is used for the interface with the external monitor. Since the display data is output in both of analog and digital signal, use them according to the specification of the external monitor interface.

- **R** (Analog output Pin No.103)
- **G** (Analog output Pin No.104)
- **B** (Analog output Pin No.105)

Analog RGB output pin. Analog signals: R, G, and B of the display data is output.

• **IREF** (Analog Pin No.106)

A pin for the DAC reference power supply. The reference current for DAC is input.

- **DR5-0** (Output PinNo.111-116)
- **DG5-0** (Output PinNo.119-124)
- **DB5-0** (Output PinNo.127-132)

Digital RGB output pin.

• VSYNC N (Output Pin No.136)

Vertical synchronizing signal output pin. The vertical synchronizing signal is output in synchronization with DOTCLK.

• HCSYNC N (Output Pin No.137)

Horizontal synchronizing signal / composite synchronizing signal output pin.

The horizontal synchronizing signal or composite synchronizing signal is output in synchronization with DOTCLK.

• VSIN_N (Input Pin No.99)

Vertical synchronizing signal input pin.

The external vertical sync for the reset of the internal vertical counter is input.

• HSIN N (Input Pin No.100)

Horizontal synchronizing signal input pin. The external horizontal sync for the reset of the internal horizontal counter is input.

• **BLANK N** (Output Pin No.138)

Display timing output pin. A signal that indicates the blank interval is output in synchronization with DOTCLK.

• FSC (Output Pin No.134)

Sub-carrier clock output pin. The sub-carrier clock, which is used in the video encoder is output.

• YS N (Output Pin No.135)

YS signal output pin. YS signal is output in synchronization with DOTCLK when superimpose is performed.

• **DOTCLK** (Output Pin No.139)

Dot clock output pin. Dot clock is output from this pin.



■ <u>LSI Test</u>

For each pin for the LSI test, be sure to observe the way of signal input, which is regulated here strictly.

• **XTEST2-0** (Input Pin No.96-98)

Teat mode setting pin for VC1 test. Be sure to use under the following settings.

| Pin Name | XTEST2 | XTEST1 | XTEST0 |
|-------------|--------|--------|--------|
| Input Level | Н | Н | Н |

■ Others

• NC (Pin No.4, 101, 108, 144)

Non connection pin. Nothing is connected.



■ Electrical Characteristics

• Absolute Maximum Ratings

| Items | Symbol | Rating | Unit | Note |
|---|----------------|------------------------------------|------|------|
| Power Supply (VDD pin) | VDD | -0.5 to +4.6 | V | 1 |
| DAC Power Supply (AVDD pin) | AVDD | -0.5 to +4.6 | V | 1 |
| PLL Power Supply (PLLVDD pin) | PLLVDD | -0.5 to +4.6 | V | 1 |
| Input Pin Voltage (5V tolerant pin) | $V_{\rm I}$ | -0.5 to VDD+4.6(≤5.5 Max.) | V | 1 |
| Input Pin Voltage (Except the above) | $V_{\rm I}$ | -0.5 to VDD+ $0.5 \le 4.6$ Max.) | V | 1 |
| Output Pin Voltage (Including the 5V tolerant pin and the input Output pin) | V _O | -0.5 to VDD+4.6(≤5.5 Max.) | V | 1 |
| Output Pin Voltage (Except the above) | V_{O} | -0.5 to VDD+0.5(≤4.6 Max.) | V | 1 |
| Input Pin Current | I_{I} | -20 to +20 | mA | |
| Output Pin Current | I_{O} | -20 to +20 | mA | |
| Storage Temperature | T_{stg} | -50 to +125 | °C | |

Note1) A value based on the reference of $V_{SS}(GND)=0V$.

Recommended Operating Condition

| Items | Symbol | Min. | Тур. | Max. | Unit | Note |
|-------------------------------|----------|------|------|------|------|------|
| Power Supply (VDD pin) | VDD | 3.0 | 3.3 | 3.6 | V | 1 |
| DAC Power Supply (AVDD pin) | AVDD | 3.0 | 3.3 | 3.6 | V | 1 |
| PLL Power Supply (PLLVDD pin) | PLLVDD | 3.0 | 3.3 | 3.6 | V | 1 |
| Operating Ambient Temperature | T_{OP} | -40 | | +85 | °C | 2 |

Note1) A value based on the reference of V_{SS}(GND)=0V.

Note2) The board wiring density is estimated to be 200% or more.

Consumption Current

| Items | Conditions | Symbol | Min. | Тур. | Max. | Unit | Note |
|-------------------------|----------------------|------------------|------|------|------|------|------|
| Total Power Consumption | | P_{D} | | | 1023 | mW | 1 |
| Consumption Current | $C_L=20pF$ | | | | | | |
| VDD | V _{IL} =GND | I_{VDD} | | | 200 | mA | 1 |
| PLLVDD | $V_{IH}=VDD$ | I _{PVD} | | | 4 | mA | 1 |
| AVDD | | I_{AVD} | | | 80 | mA | 1 |

Note1) Consumption Current value and Power consumption value are the values under the recommended operating condition.

4GV629A60



DC Characteristics

| Items | Symbol | Min. | Тур. | Max. | Unit | Note |
|---|-------------------|---------|-------|---------|------|------|
| Low level Input Voltage (XIN pin) | V_{IL} | -0.3 | | VDD×0.3 | V | 1 |
| Low level Input Voltage (Except XIN pin) | $V_{\rm IL}$ | -0.3 | | 0.8 | V | 1 |
| High level Input Voltage (XIN pin) | V_{IH} | VDD×0.7 | | VDD+0.3 | V | 1 |
| High level Input Voltage (Except XIN pin) | V_{IH} | 2.0 | | 5.5 | V | 1 |
| Built-in DAC | | | | | | |
| recommended operating condition | | | | | | |
| Power Supply Voltage (AVDx pin) | | 3.0 | 3.3 | 3.6 | V | 1 |
| Reference Current (IREF pin) | | | -9.38 | | mA | |
| Output Load (R,G,B) | | | 37.5 | | Ω | |

Note1) A value based on the reference of $V_{SS}(GND)=0V$

| Items | Conditions | Symbol | Min. | Тур. | Max. | Unit | Note |
|---|-----------------------|----------|---------|------|------|------|------|
| I LOW JEVEL CHITCHIT VOITAGE (EXCENT XCILLE DIN) | $I_{OL}=100\mu A$ | V_{OL} | 0 | | 0.2 | V | 1 |
| | I _{OL} =2mA | V_{OL} | 0 | | 0.4 | V | 1 |
| I High level (Juthuit Voltage (Excent X()) I nin) | $I_{OH} = -100 \mu A$ | V_{OH} | VDD-0.2 | | VDD | V | 1 |
| | I_{OH} = -2mA | V_{OH} | 2.4 | | VDD | V | 1 |
| Input leak Current | | I_{LI} | -10 | | +10 | μΑ | |
| Output leak Current | | I_{LO} | -25 | | +25 | μΑ | |

Note1) A value based on the reference of V_{SS}(GND)=0V

| Items | Symbol | Min. | Тур. | Max. | Unit |
|------------------------------|----------|------|------|------|------|
| Input Pin Capacitance | C_{I} | | | 10 | pF |
| Output Pin Capacitance | Co | | | 10 | pF |
| Input Output Pin Capacitance | C_{IO} | | | 10 | pF |



AC Characteristics

Measurement Conditions

• Input Voltage: 0V to VDD

• Input Transition Time: 1ns (Transition time is regulated between VDD×0.2 and VDD×0.8)

• Measurement Reference Voltage: Input V_{IL} or V_{IH}

Output VDD×0.5 [V]

• Output Load Capacitance: 20pF


Clock Input

| No. | Items | Symbol | Min. | Тур. | Max. | Unit | Note |
|-----|--|-----------------|------|------|------|------|------|
| 1 | XIN Input Clock Frequency | f_{XIN} | 6 | | 40 | MHz | |
| 1 | XIN Clock Cycle Time | t_{XIN} | 25 | | 166 | ns | |
| 2 | DTCKIN Input Clock Frequency | f_{DTCKIN} | | | 40 | MHz | |
| 2 | DTCKIN Clock Cycle Time | $t_{ m DTCKIN}$ | 25 | | | ns | |
| 3 | XIN, DTCKIN Clock High Level Pulse Width | $t_{ m whCLK}$ | 7.5 | | | ns | |
| 4 | XIN, DTCKIN Clock Low Level Pulse Width | $t_{ m wlCLK}$ | 7.5 | | | ns | |
| 5 | SYCLK(PLL Out) Clock Cycle Time | $t_{ m SYCLK}$ | 12.5 | | 16.6 | ns | 1 |
| 6 | DCLK Clock Cycle Time | $t_{ m DCLK}$ | 25 | | | ns | 2 |

Note1) SYCLK is an internal clock generated in the PLL. t_{SYCLK} is a regulation to the value that is found by the following formula, to the input clock to XIN pin.

$$t_{SYCLK} = t_{XIN} \times k \div n \quad (1 \le k \le 4, \quad 1 \le n \le 16)$$

Note2) DCLK is a Dot Clock that is used inside.






Reset Input

| No. | items | Symbol | Min. | Тур. | Max. | Unit | Note |
|-----|---|----------------|-------------------------|------|------|------|------|
| 1 | RESET_N pin Input Time | $t_{ m wRES}$ | 10 | | | μs | 1 |
| 2 | CPU access stand-by time after RESET_N Negation | t_{wAW} | 400,000t _{XIN} | | | ns | |
| 3 | RESET_N Setup Time | $t_{ m sRES}$ | 0 | | | ns | 2 |
| 4 | Time difference in power-on | $t_{ m VSKWR}$ | | | 1 | S | 3 |
| 5 | Time difference in power-off | $t_{ m VSKWF}$ | | | 1 | S | 4 |
| 6 | Power supply rise time | $t_{ m VRISE}$ | | | 200 | ms | |

- Note1) The time is defined from a point where the latest VDD reached at 3.0 V and the clock to XIN pin became stable.
- Note2) This is a specification to the VDD that rose fastest.
- Note3) We recommend all the power supplies be powered on at the same time. Time difference in excess of 1 second may have an influence on reliability of the LSI.
- Note4) We recommend all the power supplies be powered off at the same time. Time difference in excess of 1 second may have an influence on reliability of the LSI.





• CPU Interface

· Parallel Interface


| No. | Items | Symbol | Min. | Тур. | Max. | Unit | Note |
|-----|------------------------------------|------------------|-----------------------|------|------|------|------|
| 1 | PS2-0: setup time | t_{sA} | 4 | | | | 1 |
| 2 | PS2-0: hold time | t_{hA} | 0 | | | | 1 |
| 3 | CS_N: setup time | t_{sCS} | 0 | | | | 2 |
| 4 | CS_N: hold time | t_{hCS} | 0 | | | | 2 |
| 5 | D7-0: output data turn on time | t_{onD} | 0 | | | | |
| 6 | D7-0: output data turn off time | $t_{ m offD}$ | | | 10 | | |
| 7 | D7-0: output data valid delay time | $t_{ m dD}$ | | | 0 | | |
| 8 | D7-0: output data hold time | $t_{ m hD}$ | 0 | | | | |
| 9 | WAIT_N,READY_N: turn on time | t_{onWAIT} | 0 | | | ns | |
| 10 | WAIT_N,READY_N: valid delay time | $t_{ m dWAIT}$ | | | 13 | | |
| 11 | WAIT_N,READY_N: turn off time | $t_{ m offWAIT}$ | | | 10 | | |
| 12 | D7-0: input data setup time | $t_{ m sD}$ | $t_{SYCLK}+10$ | | | | |
| 13 | D7-0: input data hold time | $t_{ m hD}$ | 0 | | | | |
| 14 | READY_N: hold time | t_{hREADY} | 0 | | | | |
| 15 | command pulse active time | t_{aCMD} | $2t_{SYCLK}$ | | | | 3 |
| 16 | command pulse inhibit time | t_{iCMD} | $4t_{SYCLK}$ | | | | 3 |
| 17 | command cycle time | t_{cCMD} | $6t_{\mathrm{SYCLK}}$ | | _ | | 3 |

Note1) Regulations for WR_N, RD_N signal. However, in CS_N control, these regulations are for CS_N.

Note2) Conditions to be the control for WR_N, RD_N control. if it does not meet the regulation, the control turns into the CS_N control.


Note3) The command pulse means a low active pulse, which is made by the OR operation performed between each of WR_N and RD_N signal and CS_N signal.

· CPU Read Cycle






• CPU Write Cycle




· Access Cycle






· Serial Interface

| No. | Items | Symbol | Min. | Тур. | Max. | Unit | Note |
|-----|-----------------------------------|-----------------|------|------|------|------|------|
| 1 | SCLK Clock Cycle Time | $t_{ m wSCLK}$ | 400 | | | | |
| 2 | SCLK Clock High Level Pulse Width | t_{whSCLK} | 200 | | | | |
| 3 | SCLK Clock Low Level Pulse Width | $t_{ m wlSCLK}$ | 200 | | | | |
| 4 | SCS_N: setup time | $t_{\rm sSCS}$ | 50 | | | | |
| 5 | SCS_N: hold time | t_{hSCS} | 50 | | | ns | |
| 6 | SDIN: setup time | $t_{ m sSDI}$ | 50 | | | 115 | |
| 7 | SDIN: hold time | $t_{ m hSDI}$ | 50 | | | | |
| 8 | SDOUT: output data delay time | $t_{ m dSDO}$ | | | 100 | | |
| 9 | SDOUT: turn off time | $t_{ m offSDO}$ | | | 20 | | |
| 10 | SCS_N:pulse inhibit time | t_{iSCS} | | | 400 | | |








• Pattern Memory Interface


| No. | Items | Symbol | Min. | Тур. | Max. | Unit | Note |
|-----|--|-----------------------|------|------|------|------|------|
| 1 | MA24-0 : output delay time from SYCLK | t_{dMA} | | | 16 | | 1 |
| 2 | MOE_N: output delay time from SYCLK | $t_{ m dOE}$ | 2 | | 11 | | 1 |
| 3 | MWE_N : output delay time from SYCLK | $t_{ m dWE}$ | 2 | | 11 | | 1 |
| 4 | MD15-0: input setup time to SYCLK | $t_{\rm sMD}$ | 4 | | | | 1 |
| 5 | MD15-0 : input hold time from SYCLK | $t_{ m hMD}$ | 0 | | | | 1 |
| 6 | MD15-0 : output delay time from SYCLK | $t_{ m dMD}$ | | | 24 | ns | 1 |
| 7 | MA24-0 : hold time from MOE_N | t_{hMAR} | 0 | | | 113 | |
| 8 | MD15-0: input hold time from MOE_N, MA | $t_{ m hMDI}$ | 0 | | | | |
| 9 | MA24-0 : hold time from MWE_N | t_{hMAW} | 1 | | | | |
| 10 | MD15-0 : hold time from MWE_N | $t_{ m hMDO}$ | 1 | | | | |
| 11 | MD15-0 : turn off time from MWE_N | $t_{ m offMDO}$ | 1 | | 6 | | |
| 12 | Output turn off/on time from /RAHZ | t _{on/offRA} | | | 25 | | |

Note1) SYCLK is an internal clock.

• Memory Access Cycle (Random Read Cycle)




• Memory Access Cycle (Write Cycle)






· RAHZ N



The AC characteristics of the external memory, which connects to the VC1 must meet the following conditions. (The following conditions are the value, which are converted from the AC characteristics, and does not guarantee the following specification directly. And, the following name of the items is for the external memory connected. And, the following item names are mainly for the external memory connected.)

F in the following formula means the number of the Floating Clock that is set by R#23:FLTIM[1:0], and R means the number of the Random Access Clock that is set by R#24:RDM[3:0], and P means the number of the Page Mode Access Clock that is set by R#24:PAG[2:0]. Therefore, if a condition does not meet the following condition, set so that the register meets the following conditions.


| No. | Items | Conditions |
|-----|-----------------------|--|
| 13 | Address, Access Time | It should be $(F + R) * t_{SYCLK} - t_{dMA}(max) - t_{sMD}(min)$ or lower. |
| 14 | Output Enable Time | It should be R * $t_{SYCLK} - t_{dOE}(max) - t_{sMD}(min)$ or lower. |
| 15 | Page Mode Access Time | It should be P * $t_{SYCLK} - t_{dMA}(max) - t_{sMD}(min)$ or lower. |
| 16 | Data Turn On Time | It should be 0[ns] or over |
| 17 | Data Turn Off Time | It should be F * t_{SYCLK} - $t_{dOE}(max) + t_{dWE}(min)$ or lower. |
| 18 | Data Setup Time | It should be R * t_{SYCLK} - $t_{dMD}(max) + t_{dWE}(min)$ or lower. |






Display Timing Signals

| No. | Items | Symbol | Min. | Тур. | Max. | Unit |
|-----|---|--------------------|------|------|------|------|
| 1 | DOTCLK: delay time | $t_{ m dDOTC}$ | | | 20 | ns |
| 2 | VSYNC_N,HCSYNC_N,BLANK_N,DR5-0,DG5-0, DB5-0, YS_N: output hold time | t_{hDISP} | 0 | | | ns |
| 3 | VSYNC_N,HCSYNC_N,BLANK_N,DR5-0,DG5-0, DB5-0, YS_N: output delay time | t _{dDISP} | | | 10 | ns |
| 4 | FSC: delay time | $t_{ m dFSC}$ | | | 20 | ns |
| 5 | HSIN_N, VSIN_N: input setup time | $t_{\rm sSIN}$ | 10 | | | ns |
| 6 | HSIN_N, VSIN_N: input hold time | $t_{ m hSIN}$ | 0 | | | ns |








Analog Characteristics

RGB pin Output Characteristics


| Items | Conditions | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|------|------|------|------|
| Resolution | | | | 6 | bit |
| Settling Time | | | | 20 | ns |
| Output Propagation Delay Time | | | 0 | | ns |
| Output Voltage Amplitude (Vp-p) | | | 0.7 | | V |
| | CL = 30 pF IREF = -9.38mA | | 0.7 | | V |
| Minimum Output Voltage (VBLACK) | | | 0 | | V |
| Vp-p Deflection of R,G,B | | | | 3 | % |

Settling time is defined as the interval between the point at which DAC output level comes up to 50% and the point at which the output level reaches and stays within $\pm 1/2$ LSB centered on the resulting output level.

Output Propagation Delay Time is defined as the interval between the rising edge of DOTCLK and the point at which DAC output level comes up to 50%.




Measurement Circuit





■ Package Outline Drawing



モールドコーナー形状は、この図面と若干異なる タイプもあります。

カッコ内の寸法値は参考値です。 モールド外形寸法はバリを含みません。

単位: mm

The shape of the molded corner may slightly differ from the shape in this diagram.

The figure in the parentheses () should be used as a reference. Plastic body dimensions do not include resin burr. UNIT: mm

注) 表面実装LSIは、保管条件、及び半田付けについての特別な配慮が必要です。 詳しくはヤマハ代理店までお問い合わせください。

Note: The storage and soldering of LSIs for surface mounting need special consideration. For detailed information, please contact your local Yamaha agent.



IMPORTANT NOTICE

- YAMAHA RESERVES THE RIGHT TO MAKE CHANGES TO ITS PRODUCTS AND TO THIS DOCUMENT WITHOUT NOTICE. THE INFORMATION CONTAINED IN THIS DOCUMENT HAS BEEN CAREFULLY CHECKED AND IS BELIEVED. HOWEVER, YAMAHA SHALL ASSUME NO RESPONSIBILITIES FOR INACCURACIES AND MAKE NO COMMITMENT TO UPDATE OR TO KEEP CURRENT THE INFORMATION CONTAINED IN THIS DOCUMENT.
- 2. THESE YAMAHA PRODUCTS ARE DESIGNED ONLY FOR COMMERCIAL AND NORMAL INDUSTRIAL APPLICATIONS, AND ARE NOT SUITABLE FOR OTHER USES, SUCH AS MEDICAL LIFE SUPPORT EQUIPMENT, NUCLEAR FACILITIES, CRITICAL CARE EQUIPMENT OR ANY OTHER APPLICATION THE FAILURE OF WHICH COULD LEAD TO DEATH, PERSONAL INJURY OR ENVIRONMENTAL OR PROPERTY DAMAGE. USE OF THE PRODUCTS IN ANY SUCH APPLICATION IS AT THE CUSTOMER'S OWN RISK AND EXPENSE.
- 3. YAMAHA SHALL ASSUME NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCT.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF PRODUCTS. YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMES OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.
- 6. YAMAHA MAKES EVERY EFFORT TO IMPROVE THE QUALITY AND RELIABILITY OF ITS PRODUCTS. HOWEVER, ALL SEMICONDUCTOR PRODUCTS FAIL WITH SOME PROBABILITY. THEREFORE, YAMAHA REQUIRES THAT SUFFICIENT CARE BE GIVEN TO ENSURING SAFE DESIGN IN CUSTOMER PRODUCTS SUCH AS REDUNDANT DESIGN, ANTI-CONFLAGRATION DESIGN, AND DESIGN FOR PREVENTING MALFUNCTION IN ORDER TO PREVENT ACCIDENTS RESULTING IN INJURY OR DEATH, FIRE OR OTHER SOCIAL DAMAGE FROM OCCURRING AS A RESULT OF PRODUCT FAILURE.
- 7. INFORMATION DESCRIBED IN THIS DOCUMENT: APPLICATION CIRCUITS AND ITS CONSTANTS AND CALCULATION FORMULAS, PROGRAMS AND CONTROL PROCEDURES ARE PROVIDED FOR THE PURPOSE OF EXPLAINING TYPICAL OPERATION AND USAGE. THEREFORE, PLEASE EVALUATE THE DESIGN SUFFICIENTLY AS WHOLE SYSTEM UNDER THE CONSIDERATION OF VARIOUS EXTERNAL OR ENVIRONMENTAL CONDITIONS AND DETERMINE THEIR APPLICATION AT THE CUSTOMER'S OWN RISK. YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR CLAIMS, DAMAGES, COSTS AND EXPENSES CAUSED BY THE CUSTOMER OR ANY THIRD PARTY, OWING TO THE USE OF THE ABOVE INFORMATION.

Notice

The specifications of this product are subject to improvement changes without prior notice.

| | | AGENT | | |
|---|--|-------|--|--|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| (| | | | |

- YAMAHA CORPORATION -

Address inquiries to: Semiconductor Sales & Marketing Department

■ Head Office 203, Matsunokijima, Iwata,

Shizuoka, 438-0192, Japan Tel. +81-539-62-4918 Fax. +81-539-62-5054

■ Tokyo Office 2-17-11, Takanawa, Minato-ku, Tokyo, 108-8568, Japan

Tel. +81-3-5488-5431 Fax. +81-3-5488-5088

■ Osaka Office 3-12-12, Minami Senba, Chuo-ku, Osaka City, Osaka, 542-0081, Japan

Tel. +81-6-6252-6221 Fax. +81-6-6252-6229