

CrossLink Family

Data Sheet

FPGA-DS-02007 Version 1.3

November 2017

Contents

Figures

Tables

Acronyms in This Document

A list of acronyms used in this document.

1. General Description

CrossLink™ from Lattice Semiconductor is a programmable video bridging device that supports a variety of protocols and interfaces for mobile image sensors and displays. The device is based on Lattice mobile FPGA 40 nm technology. It combines the extreme flexibility of an FPGA with the low power, low cost and small footprint of an ASIC.

CrossLink supports video interfaces including MIPI® DPI, MIPI DBI, CMOS camera and display interfaces, OpenLDI, FPD-Link, FLATLINK, MIPI D-PHY, MIPI CSI-2, MIPI DSI, SLVS200, SubLVDS, HiSPi and more.

Lattice Semiconductor provides many pre-engineered IP (Intellectual Property) modules for CrossLink. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

The Lattice Diamond® design software allows large complex designs to be efficiently implemented using CrossLink. Synthesis library support for CrossLink devices is available for popular logic synthesis tools. The Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the CrossLink device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Interfaces on CrossLink provide a variety of bridging solutions for smart phone, tablets, wearables, VR, AR, Drone, Smart Home, HMI as well as adjacent ISM markets. The device is capable of supporting high-resolution, high-bandwidth content for mobile cameras and displays at 4k UHD and beyond.

1.1. Features

- Ultra-low power
	- Sleep Mode Support
	- Normal Operation From 5 mW to 150 mW
- Ultra small footprint packages
	- \bullet 36-ball WLCSP (6 mm²)
	- \bullet 64-ball ucfBGA (12 mm²)
	- \bullet 80-ball ctfBGA (40 mm²)
	- \bullet 80-ball ckfBGA (49 mm²)
	- \bullet 81-ball csfBGA (20 mm²)
- Programmable architecture
	- 5936 LUTs
	- 180 kb block RAM
	- 47 kb distributed RAM
- Two hardened 4-lane MIPI D-PHY interfaces
	- Transmit and receive
	- 6 Gb/s per D-PHY interface
- Programmable source synchronous I/O
	- MIPI D-PHY Rx, LVDS Rx, LVDS Tx, SubLVDS Rx, SLVS200 Rx, HiSPi Rx
	- Up to 1200 Mb/s per I/O
	- Four high-speed clock inputs
- Programmable CMOS I/O
	- LVTTL and LVCMOS
		- 3.3 V, 2.5 V, 1.8 V and 1.2 V (outputs)
		- LVCMOS differential outputs
- Flexible device configuration
	- One Time Programmable (OTP) non-volatile configuration memory
	- Master SPI boot from external flash
		- Dual image booting supported
	- \bullet I²C programming
	- SPI programming
	- TransFR™ I/O for simple field updates
- Enhanced system level support
	- Reveal logic analyzer
	- TraceID for system tracking
	- On-chip hardened I²C block
- Applications examples
	- 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge
	- 1:2 MIPI DSI Display Interface Bridge
	- MIPI DSI to/from FPD-Link/OpenLDI LVDS Display Interface Bridge
	- MIPI DSI to/from CMOS Display Interface Bridge
	- MIPI CSI-2 to/from CMOS Image Sensor Interface Bridge
	- SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

2. Application Examples

2.1. 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge

Figure 2.1 shows the block diagram for the 2:1 MIPI CSI-2 image sensor aggregator bridge. This solution merges image outputs from multiple sensors into a single CSI-2 output to an application processor.

Table 2.1 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting any input encoding, variable number of lanes, and data rates up to 1.2 Gb/s per lane input or 1.5 Gb/s per lane output. Up to 8 image sensor inputs can be aggregated, depending on data rate and number of lanes. For details, refer to FPGA-IPUG-02002, 2:1 MIPI CSI-2 Bridge Soft IP User Guide.

Figure 2.1. 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge

***Note**: For reference only – exact usage depends on specific application parameters. Additional system functions are not included in resource usage.

2.2. 1:2 MIPI DSI Display Interface Bridge

Figure 2.2 shows the block diagram for the 1:2 MIPI DSI display interface bridge. This solution duplicates the display output from single application processor DSI output to two different DSI displays.

Table 2.2 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting any input encoding, variable number of lanes, and data rates up to 1.2 Gb/s per lane input or 1.5 Gb/s per lane output. The solution can be customized to split the input image, or perform additional bridging operations. For details, refer to FPGA-IPUG-02001, 1:2 and 1:1 MIPI DSI Display Interface Bridge Soft IP User Guide.

Figure 2.2. 1:2 MIPI DSI Display Interface Bridge

Table 2.2. 1:2 MIPI DSI Display Interface Bridge Overview

***Note**: For reference only – exact usage depends on specific application parameters. Additional system functions are not included in resource usage.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

2.3. FPD-Link/OpenLDI LVDS to MIPI DSI Display Interface Bridge

Figure 2.3 shows the block diagram for the FPD-Link/OpenLDI LVDS to MIPI DSI display interface bridge. This solution bridges the single or dual-channel FPD-Link/OpenLDI LVDS display output from the application processor to a MIPI DSI input display.

Table 2.3 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting both RGB666 and RGB888, variable number of LVDS data lanes, and data rates up to 1.2 Gb/s per lane input or 1.5 Gb/s per lane output. For details, refer to FPGA-IPUG-02005, OpenLDI/FPD-Link/LVDS to MIPI DSI Interface Bridge Soft IP User Guide.

Figure 2.3. FPD-Link/OpenLDI LVDS to MIPI DSI Display Interface Bridge

***Note**: For reference only – exact usage depends on specific application parameters. Additional system functions are not included in resource usage.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

2.4. MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge

Figure 2.4 shows the block diagram for the MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge. This solution bridges the MIPI DSI output from the application processor to a single or dual channel FPD-Link/OpenLDI LVDS display input.

Table 2.4 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting both RGB666 and RGB888, variable number of LVDS data lanes, and data rates up to 1.2 Gb/s per lane input or 1.5 Gb/s per lane output. For details, refer to FPGA-IPUG-02003, MIPI DSI to OpenLDI/FPD-Link/LVDS Interface Bridge Soft IP User Guide.

Figure 2.4. MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge

Table 2.4. MIPI DSI to FPD-Link/OpenLDI LVDS Display Interface Bridge Overview

***Note**: For reference only – exact usage depends on specific application parameters. Additional system functions are not included in resource usage.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

2.5. CMOS to MIPI DSI Display Interface Bridge

Figure 2.5 shows the block diagram for the CMOS to MIPI DSI display interface bridge. This solution bridges the CMOS parallel output from the application processor to a DSI display input.

Table 2.5 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting a wide range of video formats, and data rates up to 150 MHz at the CMOS input side or 1.5 Gb/s per lane output. For details, refer to FPGA-IPUG-02007, CMOS to MIPI D-PHY Interface Bridge Soft IP User Guide.

Figure 2.5. CMOS to MIPI DSI Display Interface Bridge

***Note**: For reference only – exact usage depends on specific application parameters. Additional system functions are not included in resource usage.

2.6. CMOS to MIPI CSI-2 Image Sensor Interface Bridge

Figure 2.6 shows the block diagram for the CMOS to MIPI CSI-2 Image Sensor Interface Bridge. This solution bridges the CMOS parallel output from an image sensor to a CSI-2 input of an application processor.

Table 2.6 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting a wide range of video formats, and data rates up to 150 MHz at the CMOS input side or 1.5 Gb/s per lane output. For details, refer to FPGA-IPUG-02007, CMOS to MIPI D-PHY Interface Bridge Soft IP User Guide.

Figure 2.6. CMOS to MIPI CSI-2 Image Sensor Interface Bridge

Table 2.6. CMOS to MIPI CSI-2 Image Sensor Interface Bridge Overview

***Note**: For reference only – exact usage depends on specific application parameters. Additional system functions are not included in resource usage.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

2.7. MIPI DSI to CMOS Display Interface Bridge

Figure 2.7 shows the block diagram for the MIPI DSI to CMOS display interface bridge. This solution bridges the MIPI DSI output from the application processor to CMOS parallel display input.

Table 2.7 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting multiple pixel formats and data rates up to 1.5 Gb/s per lane input and up to 150 MHz CMOS parallel output. For details, refer to FPGA-IPUG-02004, MIPI D-PHY to CMOS Interface Bridge Soft IP User Guide.

Figure 2.7. MIPI DSI to CMOS Display Interface Bridge

***Note**: For reference only – exact usage depends on specific application parameters. Additional system functions are not included in resource usage.

2.8. MIPI CSI-2 to CMOS Image Sensor Interface Bridge

Figure 2.8 shows the block diagram for the MIPI DSI to CMOS display interface bridge. This solution bridges the MIPI DSI output from the application processor to CMOS parallel display input.

Table 2.8 provides additional details on the application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting multiple pixel formats and data rates up to 1.5 Gb/s per lane input and up to 150 MHz CMOS parallel output. For details, refer to FPGA-IPUG-02004, MIPI D-PHY to CMOS Interface Bridge Soft IP User Guide.

Figure 2.8. MIPI CSI-2 to CMOS Image Sensor Interface Bridge

Table 2.8. MIPI CSI-2 to CMOS Image Sensor Interface Bridge Overview

***Note**: For reference only – exact usage depends on specific application parameters. Additional system functions are not included in resource usage.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are are strademarks or registered trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

2.9. SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge

Figure 2.9 shows the block diagram for a SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge. This solution bridges from an image sensor SubLVDS output to CSI-2 output to an application processor.

Table 2.9 provides additional details for a specific application example, including input and output descriptions and device resource usage. The interface bridge is fully programmable, supporting RAW10 or RAW12 pixel width, variable number of lanes, and data rates up to 1.2 Gb/s per lane input or 1.5 Gb/s per lane output. For details, refer to FPGA-IPUG-02006, SubLVDS to MIPI CSI-2 IP Image Sensor Interface Bridge Soft IP User Guide.

Figure 2.9. SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge

Table 2.9. SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge Overview

***Note**: For reference only – exact usage depends on specific application parameters. Additional system functions are not included in resource usage.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

3. Product Feature Summary

Table 3.1 lists CrossLink device information and packages.

Table 3.1. CrossLink Feature Summary

Notes:

1. Additional D-PHY Rx interfaces are available using programmable I/O.

2. Only one Hardened D-PHY is available in 36 WLCSP package.

4. Architecture Overview

CrossLink is designed as a flexible, chip-to-chip bridging solution which supports a wide variety of applications, including those described in Application Examples section on page 7.

CrossLink provides three key building blocks for these bridging applications:

- Up to two embedded Hard D-PHY blocks
- Two banks of flexible programmable I/O supporting a variety of standards including D-PHY Rx, subLVDS, SLVS200, LVDS, and CMOS
- A programmable logic core providing the LUTs, memory, and system resources to implement a wide range of bridging operations

In addition to these blocks, CrossLink also provides key system resources including a Power Management Unit, flexible configuration interface, additional CMOS GPIO, and user I²C blocks.

The block diagram for the device is shown in Figure 4.1.

Figure 4.1. CrossLink Device Block Diagram

Note: I²C and SPI configuration modes are supported. User mode hardened I²C is also supported.

^{© 2015-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

4.1. MIPI D-PHY Blocks

The top side of the device includes two hard MIPI D-PHY quads. The D-PHY can be configured to support both camera interface (CSI-2) and display interface (DSI) applications. Below is a summary of the features supported by the hard D-PHY quads. Refer to FPGA-TN-02012, CrossLink High-Speed I/O Interface for more information on the Hard D-PHY quads.

- Transmit and Receive compliant to D-PHY Revision 1.1
- High-Speed (HS) and Low-Power (LP) mode support (including built-in contention detect)
- Up to 6 Gb/s per quad (1500 Mb/s data rate per lane)
- Dedicated PLL for Transmit Frequency Synthesis
- Dedicated Serializer and De-Serializer blocks for fabric interfacing
- Supports continuous clock mode or low power clock mode

Lattice Semiconductor provides a set of pre-engineered IP modules which include the full implementation and control of the hard D-PHY blocks as shown in Application Examples section on page 7, to enable designers to focus on unique aspects of their design.

4.2. Programmable I/O Banks

CrossLink devices provide programmable I/O which can be used to interface to a variety of external standards. The I/O features are summarized below, and described in detail in FPGA-TN-02012, CrossLink High-Speed I/O Interface and FPGA-TN-02016, CrossLink sysI/O Usage Guide. The programmable LVDS/CMOS I/O (Banks 1 and 2) are described below, while the CMOS GPIO (bank 0) is described on page 20.

Programmable LVDS/CMOS I/O (Bank 1 and 2) features:

- Built-in support for the following differential standards
	- LVDS Tx and Rx
	- SLVS200 Rx
	- SubLVDS Rx
	- MIPI Rx (both LP and HS receive on a single differential pair)
	- Support for the following single ended standards (ratioed to VCCIO)
	- LVCMOS33
	- LVCMOS25
	- LVCMOS18
	- LVCMOS12 (Outputs)
	- LVTTL33
- Independent voltage levels per bank based on VCCIO supply
- Input/output gearboxes per LVDS pair supporting several ratios for video interface applications
	- DDRX1, DDRX2, DDRX4, DDRX8 and DDRX71, DDRX141
	- Programmable delay cells to support edge-aligned and center-aligned interfaces
- Programmable differential termination (~ 100 Ω) with dynamic enable control
- Tri-state control for output
- Input/output register blocks
- Single-ended standards support open-drain and programmable input hysteresis
- Optional weak pull-up resistors

To ensure the MIPI Rx interface implemented optimally in FPGA fabric with the Programmable I/Os, follow the guidelines of assigning I/Os to the bank for the MIPI Rx inputs:

 When an SLVS200/MIPI Rx interface is placed in Bank 1 or 2, do not place both Banks 1 and 2 with LVCMOS outputs in these 2 banks.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

4.3. Programmable FPGA Fabric

4.3.1. FPGA Fabric Overview

CrossLink is built around a programmable logic fabric consisting of 5936 four input lookup tables (LUT4) arranged alongside dedicated registers in Programmable Functional Units (PFU). These PFU blocks are the building blocks for logic, arithmetic, RAM and ROM functions. The PFU blocks are connected via a programmable routing network. The Lattice Diamond design software configures the PFU blocks and the programmable routing for each unique design. Interspersed between rows of PFU are rows of sysMEM™ Embedded Block RAM (EBR), with programmable I/O banks, embedded I²C and embedded MIPI D-PHY arranged on the top and bottom of the device as shown in Figure 4.2.

Figure 4.2. CrossLink Device Simplified Block Diagram (Top Level)

4.3.2. Clocking Overview

The CrossLink device family provides resources to support a wide range of clocking requirements for programmable video bridging. These resources are listed below. For details, refer to FPGA-TN-02015, CrossLink sysCLOCK PLL/DLL Design and Usage Guide.

- sysCLOCK PLL
	- **•** Flexible Frequency Synthesis (See Table 5.14 for input frequency range and output frequency range.)
	- Dynamically selectable Clock Input
	- Four Clock Outputs
		- Independent, dynamic enable control
		- Programmable phase adjustment
	- Standby Input
	- Lock Output
- Clock Distribution Network
	- Eight Primary Clocks
		- Dedicated Clock input pins (PCLK)
		- Source from PLL, Clock Divider, Hard D-PHY blocks or On-chip Oscillator

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

- Four Edge Clocks for high-speed DDR interfaces
	- 2 per Programmable I/O bank
	- Source from PCLK pins, PLL or DLL blocks
	- Programmable Clock divider per Edge Clock
	- Delay primitives for 90 degree phase shifting of clock/data (DDRDLL, DLLDEL)
- Dynamic Clock Control
	- Fabric control to disable clock nets for power savings
- Dynamic Clock Select
	- Smart clock multiplexer with two independent inputs and glitchless output support
- Two On-Chip Oscillators
	- Always-on Low Frequency (LFCLKOUT) with nominal frequency of 10 kHz
	- High-Frequency (HFCLKOUT) with nominal frequency of 48 MHz, programmable output dividers, and dynamic enable control

4.3.3. Embedded Block RAM Overview

CrossLink devices also contain sysMEM Embedded Block RAM (EBR). The EBR consists of a 9 kB RAM with memory core, dedicated input registers and output registers with separate clock and clock enable. Supported modes and other general information on the EBR are listed below. For details, refer to FPGA-TN-02017, CrossLink Memory Usage Guide.

- Support for different memory configurations
	- Single Port
	- True Dual Port
	- Pseudo Dual Port
	- ROM
	- FIFO (logic wrapper added automatically by design tools)
- Flexible customization features
	- Initialization of RAM/ROM
	- Memory cascading (handled automatically by design tools)
	- Optional parity bit support
	- Byte-enable
	- Multiple block size options
	- RAM modes support optional Write Through or Read-Before-Write modes

4.4. System Resources

4.4.1. CMOS GPIO (Bank 0)

CrossLink provides dedicated CMOS GPIO on Bank 0 of the device. These GPIO do not include differential signaling support. A summary of the features associated with these GPIOs is listed below:

- Support for the following single ended standards (ratioed to VCCIO)
	- LVCMOS33
	- LVCMOS25
	- LVCMOS18
	- LVTTL33
- Tri-state control for output
- Input/output register blocks
- Open-drain option and programmable input hysteresis
- Internal pull-up resistors with configurable values of 3.3 kΩ, 6.8 kΩ, 10 kΩ

4.4.2. Power Management Unit

The embedded Power Management Unit (PMU) allows low-power Sleep State of the device. Figure 4.3 shows the block diagram of the PMU IP.

When instantiated in the design, PMU is always on, and uses the low-speed clock from oscillator of the device to perform its operations.

The typical use case for the PMU is through a user implemented state machine that controls the sleep and wake up of the device. The state machine implemented in the FPGA fabric identifies when the device needs to go into sleep mode, issues the command through PMU's FPGA fabric interface, assigns the parameters for sleep (time to wake up and so on) and issues Sleep command.

The device can be woken up externally using the PMU Wake-Up (USRWKUP) pin, or from the PMU Watch Dog Timer expiry or from I2C0 (address decoding detection or FIFO full in one of hardened I²C).

Figure 4.3. CrossLink MIPI D-PHY Block

4.4.2.1. PMU State Machine

PMU can place the device in two mutually exclusive states – Normal State and Sleep State. Figure 4.4 on the next page shows the PMU State Machine triggers for transition from one state to the other.

 Normal state – All elements of the device are active to the extent required by the design. In this state, the device is at fully active and performing as required by the application.

Note that the power consumption of the device is highest in this state. Sleep state – The device is power gated such that the device is not operational. The configuration of the device and

the EBR contents are retained; thus in Sleep mode, the device does not lose configuration SRAM and EBR contents. When it transitions to Normal state, device operates with these contents preserved. The PMU is active along with the associated GPIOs.

The power consumption of the device is lowest in this state. This helps reduce the overall power consumption for the device.

^{© 2015-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Figure 4.4. CrossLink PMU State Machine

For more details, refer to FPGA-TN-02018, Power Management and Calculation for CrossLink Devices.

4.4.3. Device Configuration

The CrossLink SRAM can be configured as follows:

- Internal Non Volatile Configuration Memory (NVCM)
	- NVCM can be programmed using either the SPI or 1^2C port
- Standard Serial Peripheral Interface (Master SPI Mode) Interface to external SPI Flash
- System microprocessor to drive a serial Slave SPI port (SSPI mode)
- System microprocessor to drive a serial Slave I²C port

Refer to FPGA-TN-02014, CrossLink Programming and Configuration Usage Guide, for more details and timing requirements. Sources should not drive output to CrossLink until configuration has been completed to ensure CrossLink is in a known state. In addition to the flexible configuration modes, the CrossLink configuration engine supports the following special features:

- TransFR (Transparent Field Reconfiguration) allowing users to update logic in field without interrupting system operation by freezing I/O states during configuration
- Dual-Boot Support for primary and golden bitstreams provides automatic recovery from configuration failures
- Security and One-Time Programmable (OTP) modes protect bitstream integrity and prevent readback
- 64-bit unique TraceID per device

4.4.4. User I²C IP

CrossLink devices have two I²C IP cores that can be configured either as an I²C master or as an I²C slave. The I2C0 core has pre-assigned pins, and supports PMU wakeup over l^2C . The pins for the I2C1 interface are not pre-assigned – user can use any General Purpose I/O pins.

The I^2C cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Clock stretching
- Up to 1 MHz data transfer speed
- General call support
- Optionally delaying input or output data, or both
- Optional FIFO mode
- Transmit FIFO size is 10 bits x 16 bytes, receive FIFO size is 10 bits x 32 bytes

For further information on the User I²C, refer to FPGA-TN-02019, CrossLink I2C Hardened IP Usage Guide.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

5. DC and Switching Characteristics

5.1. Absolute Maximum Ratings

Table 5.1. Absolute Maximum Ratings1, 2, 3

Notes:

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

5.2. Recommended Operating Conditions

Table 5.2. Recommended Operating Conditions1, 2

Notes:

1. For Correct Operation, all supplies must be held in their valid operation range.

2. Like power supplies, must be tied together if they are at the same supply voltage. Follow the noise filtering recommendations in FPGA-TN-02013, CrossLink Hardware Checklist.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

5.3. Power Supply Ramp Rates

Table 5.3. Power Supply Ramp Rates*

***Note**: Assume monotonic ramp rates.

5.4. Power-On-Reset Voltage Levels

Table 5.4. Power-On-Reset Voltage Levels1, 3, 4

Notes:

1. These POR ramp up trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

2. Only V_{CCIO0} (Config Bank) has a Power-On-Reset ramp up trip point. All other VCCIOs do not have Power-On-Reset ramp up detection.

3. V_{CCIO} supplies should be powered-up before or together with the V_{CC} and V_{CCAUX} supplies.

4. Configuration starts after V_{CC}, V_{CCIO0} and V_{CCAUX} reach V_{PORUP}. For details, see t_{CONFIGURATION} time in Table 5.21 on page 39.

5.5. ESD Performance

Refer to the LIFMD Product Family Qualification Summary for complete qualification data, including ESD performance.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are are strademarks or registered trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change w

5.6. DC Electrical Characteristics

Over recommended operating conditions.

Table 5.5. DC Electrical Characteristics

Notes:

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. $T_A = 25 \text{ °C}, f = 1.0 \text{ MHz}.$

3. Hysteresis is not available for $V_{\text{CCIO}} = 1.2$ V.

4. Weak pull-up setting. Programmable pull-up resistors on Bank 0 will see higher current. Refer to FPGA-TN-02016, CrossLink sysI/O Usage Guide for details on programmable pull-up resistors.

5. Input pins are clamped to V_{CCIO} and GND by a diode. When input is higher than V_{CCIO}, or lower than GND, the Input Leakage current will be higher than the I_{IL} and I_{IH} .

5.7. CrossLink Supply Current

Over recommended operating conditions.

Table 5.6. CrossLink Supply Current

Notes:

1. **Normal Operation**

Typical design as defined in 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge section, under the following conditions:

- a. $T_J = 25 °C$, all power supplies at nominal voltages.
- b. Typical processed device in csfBGA81 package.
- c. To determine power for all other applications and operating conditions, use Power Calculator in Lattice Diamond design software

2. **Standby Operation**

A typically processed device in csfBGA81 package with blank pattern programmed, under the following conditions:

- a. All outputs are tri-stated, all inputs are held at either V_{CCIO} , or GND.
- b. All clock inputs are at 0 MHz.
- c. $T_j = 25$ °C, all power supplies at nominal voltages.
- d. No pull-ups on I/O.

3. **Sleep/Power Down Mode**

Typical design as defined in 2:1 MIPI CSI-2 Image Sensor Aggregator Bridge section, under following conditions:

- a. Design is put into Sleep/Power Down Mode with user logic powers down D-PHY, and enters into Sleep Mode in PMU.
- b. $T_J = 25 °C$, all power supplies at nominal voltages.
- c. Typical processed device in csfBGA81 package.

4. **For ucfBGA64 package**

- a. V_{CCA_DPHY0} and V_{CCA_DPHY1} are tied together as V_{CCA_DPHYx}.
- b. V_{CCPLL_DPHY0} and V_{CCPLL_DPHY1} are tied together as V_{CCPLL_DPHYx}.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

5. **For WLCS36 package**

- a. V_{CCGPLL} and V_{CCIO1} (Bank 1) are tied together to V_{CC} .
- b. V_{CCPLL_DPHY1} and V_{CCA_DPHY1} are tied together as V_{CCMU_DPHY1}.

6. To determine the CrossLink start-up peak current, use the Power Calculator tool in the Lattice Diamond design software.

5.8. Power Management Unit (PMU) Timing

Table 5.7. PMU Timing*

***Note**: For details on PMU usage, refer to FPGA-TN-02018, Power Management and Calculation for CrossLink Devices.

5.9. sysI/O Recommended Operating Conditions

Table 5.8. sysI/O Recommended Operating Conditions¹

Notes:

1. For input voltage compatibility, refer to FPGA-TN-02016, CrossLink sysI/O Usage Guide.

2. For VCCIO1 and VCCIO2 only.

3. For SLVS200/MIPI interface I/O placement, see the Programmable I/O Banks section.

5.10. sysI/O Single-Ended DC Electrical Characteristics

Table 5.9. sysI/O Single-Ended DC Electrical Characteristics

Input/Output Standard	V_{\parallel}		V_{IH}		V _{OL} Max	V _{OH} Min	I_{OL}	I_{OH}
	Min(V)	Max(V)	Min (V)	Max(V)	(V)	(V)	(mA)	(mA)
LVCMOS33/ LVTTL33	-0.3	0.8	2.0	V_{CCIO} +0.2	0.40	V_{CCIO} – 0.4	8	-8
					0.20	V_{CCIO} – 0.2	0.1	-0.1
LVCMOS25	-0.3	0.7	1.7	V_{CCIO} +0.2	0.40	V_{CCIO} – 0.4	6	-6
					0.20	V_{CCIO} – 0.2	0.1	-0.1
LVCMOS18	-0.3	0.35 $VCCIO$	0.65 $VCCIO$	V_{CCIO} +0.2	0.40	V_{CCIO} – 0.4	4	-4
					0.20	V_{CCIO} – 0.2	0.1	-0.1
LVCMOS12 (Output only)					0.40	V_{CCIO} – 0.4	$\overline{2}$	-2
					0.20	V_{CCIO} – 0.2	0.1	-0.1

5.11. sysI/O Differential Electrical Characteristics

5.11.1. LVDS/subLVDS/SLVS200

Over recommended operating conditions.

Table 5.10. LVDS/subLVDS¹ /SLVS2001, 2

Notes:

1. Inputs only for subLVDS and SLVS200.

2. For SLVS200/MIPI interface I/O placement, see the Programmable I/O Banks section.

5.11.2. Hardened MIPI D-PHY I/Os

Table 5.11. MIPI D-PHY

5.12. CrossLink Maximum General Purpose I/O Buffer Speed

Over recommended operating conditions.

Notes:

1. These maximum speeds are characterized but not tested on every device.

- 2. Maximum I/O speed for differential output standards emulated with resistors depends on the layout.
- 3. LVCMOS timing is measured with the load specified in Table 5.22.
- 4. Actual system operation may vary depending on user logic implementation.
- 5. Maximum data rate equals two times the clock rate when utilizing DDR.
- 6. This is the maximum MIPI D-PHY input rate on the programmable I/O banks 1 and 2. The hardened MIPI D-PHY input and output rates are described in Hardened MIPI D-PHY Performance section. For SLVS200/MIPI interface I/O placement, see the Programmable I/O Banks section.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

5.13. CrossLink External Switching Characteristics

Table 5.13. CrossLink External Switching Characteristics4, 5

^{© 2015-2017} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.la**tticesemi.com/legal**. All other brand or product names are
trademarks or registered tr

Table 5.13. CrossLink External Switching Characteristics (*Continued*)

Notes:

1. General I/O timing numbers based on LVCMOS 2.5, 0 pF load.

2. Generic DDRX8, DDRX71 and DDRX141 timing numbers based on LVDS I/O.

3. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.

- 4. These numbers are generated using best case PLL located.
- 5. All numbers are generated with the Lattice Diamond design software.

Figure 5.1. Receiver RX.CLK.Centered Waveforms

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Figure 5.2. Receiver RX.CLK.Aligned Input Waveforms

Figure 5.4. Transmit TX.CLK.Aligned Waveforms

Figure 5.5. DDRX71, DDRX141 Video Timing Waveforms

 $22 - 17$

 $23 - 18$

24-19

 $25 - 20$

26 21

 $12 - 10$

 $13 - 11$

 $14 - 12$

 $15 - 13$

 $16 - 14$

 $31 - 23$

 $32 - 24$

 $33 - 25$

 $34 - 26$

 $36 - 28$

 $35 - 27$

Receiver - Shown for one LVDS Channel

 $01 - 2$

 $02 - 3$

 $03 - 4$

 $04 - 5$

 $\begin{array}{c} 05 - 6 \\ 06 - 7 \end{array}$

FPGA Fabric

5.14. sysCLOCK PLL Timing

Over recommended operating conditions.

Notes:

1. Jitter sample is taken over 10,000 samples for Periodic jitter, and 2,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. Period jitter and cycle-to-cycle jitter numbers are guaranteed for $f_{PD} \ge 10$ MHz. For f_{PD} < 10 MHz, the jitter numbers may not be met in certain conditions.

5.15. Hardened MIPI D-PHY Performance

Table 5.15. 1500 Mb/s MIPI_DPHY_X8_RX/TX Timing Table (1500 Mb/s > MIPI D-PHY Data Rate > 1200 Mb/s)*

***Note**: For WLCSP36 package, the MIPI D-PHY fmax is 1200 Mb/s, for other packages, fmax is 1500 Mb/s.

Table 5.16. 1200 Mb/s MIPI_DPHY_X4_RX/TX Timing Table (1200 Mb/s > MIPI D-PHY Data Rate > 1000 Mb/s)

Table 5.17. 1000 Mb/s MIPI_DPHY_X4_RX/TX Timing Table (1000 Mb/s > MIPI D-PHY Data Rate > 10 Mb/s)

5.16. Internal Oscillators (HFOSC, LFOSC)

Table 5.18. Internal Oscillators

5.17. User I²C 1

Table 5.19. User I²C 1

Notes:

1. Refer to the I²C Specification for timing requirements.

2. Fast Mode Plus maximum speed may be achieved by using external pull up resistor on I²C bus. Internal pull up may not be sufficient to support the maximum speed.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

5.18. CrossLink sysCONFIG Port Timing Specifications

Over recommended operating conditions.

Notes:

1. Refer to FPGA-TN-02014, CrossLink Programming and Configuration Usage Guide, for timing requirements to enable CrossLink SSPI Mode.

2. Refer to the I2C specification for timing requirements when configuring with I²C port.

5.19. SRAM Configuration Time from NVCM

Over recommended operating conditions.

Table 5.21. SRAM Configuration Time from NVCM

***Note**: Before and during configuration, the I/Os are held in tristate with weak internal pullups enabled. I/Os are released to user functionality when the device has finished configuration.

5.20. Switching Test Conditions

Figure 5.6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 5.22.

Figure 5.6. Output Test Load, LVTTL and LVCMOS Standards

***Note**: Output test conditions for all other interfaces are determined by the respective standards.

6. Pinout Information

The pinout tables below correspond to CrossLink LIF-MD6000 Pinout Version 1.4. GND pins are referenced as Vss in Lattice Diamond Software.

6.1. WLCSP36 Pinout

6.2. ucfBGA64 Pinout

ucfBGA64 Pinout *(Continued)*

6.3. ctfBGA80/cktBGA80 Pinout

ctfBGA80/cktBGA80 Pinout *(Continued)*

6.4. csfBGA81 Pinout

csfBGA81 Pinout *(Continued)*

6.5. Dual Function Pin Descriptions

The following table describes the dual functions available to certain pins on the CrossLink device. These pins may alternatively be used as general purpose I/O when the described dual function is not enabled.

6.6. Dedicated Function Pin Descriptions

6.7. Pin Information Summary

7. CrossLink Part Number Description

7.1. Ordering Part Numbers

Industrial*

***Note**: UWG36 package is available in shipments of 5000 pieces/reel (TR), 1000 pieces/reel (TR1K), and 50 pieces/reel (TR50 – for samples only).

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

References

For more information, refer to the following technical notes:

- FPGA-TN-02012, CrossLink High-Speed I/O Interface
- FPGA-TN-02013, CrossLink Hardware Checklist
- FPGA-TN-02014, CrossLink Programming and Configuration Usage Guide
- FPGA-TN-02015, CrossLink sysCLOCK PLL/DLL Design and Usage Guide
- FPGA-TN-02016, CrossLink sysI/O Usage Guide
- FPGA-TN-02017, CrossLink Memory Usage Guide
- FPGA-TN-02018, Power Management and Calculation for CrossLink Devices
- FPGA-TN-02019, CrossLink I2C Hardened IP Usage Guide
- FPGA-TN-02020, Advanced CrossLink I2C Hardened IP Reference Guide

For package information, refer to the following technical notes:

- TN1074, PCB Layout Recommendations for BGA Packages
- FPGA-TN-02041, Solder Reflow Guide for Surface Mount Devices (previously TN1076)
- TN1242, Wafer-Level Chip-Scale Package Guide
- **•** Thermal Management
- Package Diagrams

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTL, LVCMOS): www.jedec.org
- MIPI Standards (D-PHY): www.mipi.org

Technical Support

For assistance, submit a technical support case at www.latticesemi.com/techsupport.

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Revision History

© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.la**tticesemi.com/legal**. All other brand or product names are
trademarks or registered tr

a l

7TH Floor, 111 SW 5th Avenue Portland, OR 97204, USA T 503.268.8000 www.latticesemi.com