

OKI Semiconductor

MSM5416256/MSM54V16256

(Standard-version)

(Low voltage version or V-version)

262,144 Words x 16 Bits GRAPHICS BURST ACCESS MEMORY

GENERAL DESCRIPTION

The MSM5416256 is a high speed 256KX16 configuration burst access memory for high performance graphics applications. In addition to the burst mode, the MSM54(V)16256 has conventional DRAM mode which is selectable by a timing setting when RAS falls. The MSM5416256 has conventional two CAS type 256KX16 DRAM compatible pinout.


FEATURES

- Selectable function mode; Burst mode and DRAM mode
- Hyper page mode
- Byte wide control: 2 $\overline{\text{CAS}}$ control
- Write-per-bit (not persistent write-per-bit)
- 262,144 words by 16 bits organization
- Pin compatible with 2 CAS type 256KX16 DRAM
- Single +5V Supply, $\pm 10\%$ tolerance (Standard-version)
- Single +3.3V Supply, $\pm 10\%$ tolerance (V-version)
- Output : CMOS compatible, Non-TTL, 50pF load
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$, Hidden, RAS only refresh capability (Standard-version)
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self-refresh (V-version)
- Refresh: 512 cycles/8ms (Standard-version)

FAMILY ORGANIZATION (TARGET SPEC)

Family	Access Time (Max.)			Cycle Time (Min.)			Power Dissipation
	t _{TRC}	t _{AA}	t _{BAC}	t _{RC}	t _{HPC}	t _{BPC}	
MSM5416256-10	45ns	³ 20ns	10ns	90ns	22ns	10ns	1000mW
MSM5416256-12	47ns	22ns	12ns	100ns	24ns	12ns	900mW
MSM5416256-15	50ns	25ns	15ns	110ns	27ns	15ns	800mW
MSM5416256-20	60ns	30ns	20ns	120ns	32ns	20ns	700mW

PIN CONFIGURATION (TOP VIEW)




40Pin 400mil SOJ

40Pin 475mil ZIP

Pin Names	Function
A0-A8	Address Input
RAS	Row Address Strobe
LCAS, UCAS	Column Address Strobe
DQ0-15	Data-Input/ Data-Output
WE	Write Enable
BE/ OE	Burst Enable/ Output Enable
VCC	(Standard-version) Power Supply (+5V)
VCC	(V-version) Power Supply (+3.3V)
VSS	Ground (0V)
NC	No Connection

FUNCTION BLOCK DIAGRAM



FUNCTION TABLE

Input Pin					DQPin		Functional Mode
\overline{RAS}	\overline{LCAS}	\overline{UCAS}	\overline{WE}	$\overline{BE/OE}$	DQ0~DQ7	DQ8~DQ15	
H	*	*	*	*	High-Z	High-Z	Standby
L	H	H	*	*	High-Z	High-Z	Refresh
L	L	H	H	L	Dout	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	Dout	Upper Byte Read
L	L	L	H	L	Dout	Dout	Word Read
L	L	H	L	H	Din	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	Din	Upper Byte Write
L	L	L	L	H	Din	Din	Word Write
L	L	L	H	H	High-Z	High-Z	—

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Rating	Symbol	Conditions	Value	Unit
Voltage on any pin relative to Vss	Vt	Ta=25°C	-1.0~+7.0	V
Short circuit output current	Ios	Ta=25°C	50	mA
Power dissipation	Po	Ta=25°C	1	W
Operating temperature	ToPr	—	0~+70	°C
Storage temperature	Tstg	—	-55~+150	°C

Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	—	4.5	5.0	5.5	V
	Vss	—	0	0	0	V
Input high voltage	V _{IH}	—	2.4	—	6.5	V
Input low voltage	V _{IL}	—	-1.0	—	0.8	V

Capacitance

Parameter	Symbol	Conditions	Typ.	Max.	Unit
Input capacitance (A0~A8)	C _{IN1}	—	—	7	pf
Input capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{LWE}}$, $\overline{\text{UWE}}$, $\overline{\text{OE}}$)	C _{IN2}	—	—	7	pf
Input capacitance (DQ0~DQ15)	C _{IO}	—	—	10	pf

DC CHARACTERISTICS

($V_{CC}=5V \pm 10\%$, $T_a=0$ to 70°C)

Parameter	Symbol	Condition	MSM5416256-10		MSM5416256-12		MSM5416256-15		MSM5416256-20		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Output High Voltage	V_{OH}	$I_{OH} = -1.0\text{mA}$	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Low Voltage	V_{OL}	$I_{OL} = 2.0\text{mA}$	0	0.4	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	I_{II}	$0V \leq V_i \leq 6.5V$; All other pins not under test=0V	-10	10	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I_{LO}	DQi Disable $0V \leq V_o \leq 5.5V$	-10	10	-10	10	-10	10	-10	10	μA	
Average Power Supply Current (Operating)	I_{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{RC} = \text{Min.}$	-	200	-	200	-	180	-	180	mA	1,2
Power Supply Current (Standby)	I_{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$	-	3	-	3	-	3	-	3	mA	1
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2V$	-	1	-	1	-	1	-	1		
Average Power Supply Current (RAS only Refresh)	I_{CC3}	$\overline{\text{RAS}} = \text{Cycling}$ $\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{Min.}$	-	200	-	200	-	180	-	180	mA	1,2
Power Supply Current (Standby)	I_{CC5}	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CAS}} = V_{IL}$ Dout=Enable	-	5	-	5	-	5	-	5	mA	1
Average Power Supply Current (CAS Before RAS Refresh)	I_{CC6}	$\overline{\text{RAS}} = \text{Cycling}$ $\overline{\text{CAS}} \text{ Befor } \overline{\text{RAS}}$	-	200	-	200	-	180	-	180	mA	1,2
Average Power Supply Current (Fast Page Mode)	I_{CC7}	$\overline{\text{RAS}} = V_{IL}$ $\overline{\text{CAS}} \text{ Cycling}$ $t_{PC} = \text{Min.}$	-	170	-	170	-	150	-	150	mA	1,3
Average Power Supply Current (CAS Befor RAS Self-Refresh)	I_{CC8}	$\overline{\text{RAS}} \leq 0.2V$ $\overline{\text{CAS}} \leq 0.2V$	-	500	-	500	-	500	-	500	μA	1

- Notes:
1. Specified values are obtained with output open.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.

AC CHARACTERISTICS (1/2)

(V_{cc} = 5V ± 10%, T_a = 0~70°C)

Parameter	Symbol	MSM5416256 -10		MSM5416256 -12		MSM5416256 -15		MSM5416256 -20		Unit	Note
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Random read or write cycle time	t _{RC}	90	—	100	—	110	—	120	—	ns	
Read/Write cycle time	t _{RMW}	140	—	140	—	150	—	160	—	ns	
Hyper page mode cycle time	t _{HPC}	22	—	24	—	27	—	32	—	ns	
Fast page mode read/write cycle time	t _{PRWC}	71	—	73	—	75	—	80	—	ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}	—	45	—	47	—	50	—	60	ns	
Access time from $\overline{\text{CAS}}$	t _{CAC}	—	13	—	14	—	15	—	15	ns	
Access time from column address	t _{AA}	—	20	—	22	—	25	—	30	ns	
Access time from $\overline{\text{OE}}$	t _{OEa}	—	13	—	14	—	15	—	15	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}	—	27	—	28	—	30	—	34	ns	
Output low impedance time from $\overline{\text{CAS}}$	t _{CLZ}	0	—	0	—	0	—	0	—	ns	
Data hold after $\overline{\text{CAS}}$ low	t _{COH}	5	—	5	—	5	—	5	—	ns	
Output buffer turn-off delay time	t _{OFF}	0	10	0	10	0	10	0	10	ns	
$\overline{\text{OE}}$ to data output buffer turn-off delay time	t _{OEZ}	0	10	0	10	0	10	0	10	ns	
Transition time	t _T	1	50	1	50	1	50	1	50	ns	
Refresh period	t _{REF}	—	8	—	8	—	8	—	8	ms	
$\overline{\text{RAS}}$ precharge time	t _{RP}	35	—	40	—	50	—	50	—	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	45	10,000	50	10,000	50	10,000	60	10,000	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t _{RASP}	45	100,000	50	100,000	50	100,000	60	100,000	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	13	—	13	—	14	—	15	—	ns	
$\overline{\text{RAS}}$ hold time reference to $\overline{\text{OE}}$	t _{ROH}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time	t _{CP}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	13	10,000	14	10,000	15	10,000	15	10,000	ns	
$\overline{\text{CAS}}$ pulse width (BURST READ)	t _{CAS}	30	10,000	30	10,000	30	10,000	30	10,000		
$\overline{\text{CAS}}$ hold time	t _{CSH}	45	—	48	—	50	—	60	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5	—	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	17	31	17	31	18	36	20	45	ns	
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	12	21	12	21	13	24	15	30	ns	
Row address set-up time	t _{ASR}	0	—	0	—	0	—	0	—	ns	
Row address hold time	t _{RAH}	7	—	7	—	8	—	10	—	ns	
Column address set-up time	t _{ASC}	0	—	0	—	0	—	0	—	ns	
Column address hold time	t _{CAH}	12	—	12	—	13	—	15	—	ns	
Column address hold time from $\overline{\text{RAS}}$	t _{AR}	35	—	35	—	40	—	50	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	24	—	24	—	26	—	30	—	ns	
Read command set-up time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Read command hold time	t _{RCH}	0	—	0	—	0	—	0	—	ns	
Read command hold time reference to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	0	—	ns	

AC CHARACTERISTICS (2/2)


(V_{CC} = 5V ± 10%, T_a = 0~70°C)

Parameter	Symbol	MSM5416256 -10		MSM5416256 -12		MSM5416256 -15		MSM5416256 -20		Unit	Note
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Write command set-up time	t _{WCS}	0	—	0	—	0	—	0	—	ns	
Write command hold time	t _{WCH}	10	—	11	—	12	—	15	—	ns	
Write command pulse width	t _{WP}	8	—	8	—	10	—	10	—	ns	
Write command hold time from $\overline{\text{RAS}}$	t _{WCR}	35	—	35	—	40	—	50	—	ns	
$\overline{\text{OE}}$ command hold time	t _{OEH}	12	—	12	—	13	—	15	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	13	—	14	—	14	—	15	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	13	—	14	—	14	—	15	—	ns	
Data to $\overline{\text{CAS}}$ delay time	t _{DZC}	0	—	0	—	0	—	0	—	ns	
Data to $\overline{\text{BE}}/\overline{\text{OE}}$ delay time	t _{DZO}	0	—	0	—	0	—	0	—	ns	
Data-in set-up time	t _{DS}	0	—	0	—	0	—	0	—	ns	
Data-in hold time	t _{DH}	9	—	9	—	10	—	10	—	ns	
Data-in hold time referenced to $\overline{\text{RAS}}$	t _{DHR}	35	—	35	—	40	—	50	—	ns	
$\overline{\text{OE}}$ to Data-in delay time	t _{OED}	12	—	12	—	13	—	15	—	ns	
Write-per-bit mask data hold time	t _{MH}	10	—	10	—	10	—	10	—	ns	
Write-per-bit mask data set-up time	t _{MS}	0	—	0	—	0	—	0	—	ns	
Write-per-bit set-up time	t _{WSR}	0	—	0	—	0	—	0	—	ns	
Write-per-bit hold time	t _{RWH}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t _{CWD}	35	—	35	—	35	—	35	—	ns	
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	48	—	50	—	52	—	56	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t _{RWD}	70	—	73	—	75	—	80	—	ns	
$\overline{\text{CAS}}$ active delay time from $\overline{\text{RAS}}$ precharge	t _{RPC}	0	—	0	—	0	—	0	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$)	t _{CSR}	5	—	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$)	t _{CHR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self-refresh)	t _{RASS}	100	—	100	—	100	—	100	—	ns	
$\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self-refresh)	t _{RPS}	100	—	100	—	100	—	100	—	ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self-refresh)	t _{CHS}	-50	—	-50	—	-50	—	-50	—	ns	
Burst access time from $\overline{\text{CAS}}$	t _{BAC}	—	10	—	12	—	15	—	20	ns	
$\overline{\text{CAS}}$ pulse width (Burst mode)	t _{BCAS}	4	—	5	—	6	—	8	—	ns	
$\overline{\text{CAS}}$ precharge time (Burst mode)	t _{BCP}	4	—	5	—	6	—	8	—	ns	
Output buffer turn-off delay (Burst mode)	t _{BOFF}	0	10	0	10	0	10	0	10	ns	
$\overline{\text{BE}}/\overline{\text{OE}}$ high set-up time	t _{BES}	0	—	0	—	0	—	0	—	ns	
$\overline{\text{BE}}/\overline{\text{OE}}$ high hold time	t _{BEH}	10	—	10	—	10	—	10	—	ns	
Burst mode cycle time	t _{BPC}	10	—	12	—	15	—	20	—	ns	
Data set-up time (Burst mode)	t _{BDS}	0	—	0	—	0	—	0	—	ns	
Data hold time (Burst mode)	t _{BDH}	5	—	6	—	7	—	8	—	ns	


Notes:

1. An initial psuse of $200 \mu s$ is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles (Example; $\overline{\text{RAS}}$ only refresh) before proper device operation is achieved.
2. Same V_{CC} -voltage level must be applied to all V_{CC} -pins. And same V_{SS} -voltage level must be applied to all V_{SS} -pins too.
3. The AC characteristics assume at $t_T=2ns$.
4. Transition times (t_r) are measured between V_{IH} and V_{IL} .
5. Measured with a load circuit equivalent to 1 TTL loads and 50pF.
6. Operation within the $t_{RCD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RCD}(max.)$ is specified as a reference point only; if t_{RAD} is greater then the specified $t_{RCD}(max.)$ limit, then access time is controlled exclusively by t_{CAC} .
7. Operation within the $t_{RAD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RAD}(max.)$ is specified as a reference point only; if t_{RAD} is greater then the specified $t_{RAD}(max.)$ limit, then access time is controlled exclusively by t_{AA} .
8. $t_{OFF}(max.)$ and $t_{OEZ}(max.)$ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
9. Either t_{RRH} and t_{RCH} must be satisfied for a read cycle.
10. $t_{WCS}, t_{CWD}, t_{RWD}$ and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(min.)$, the cycle is an early write cycle and tee data out will remain open circit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(min.)$, $t_{RWD} \geq t_{RWD}(min.)$ and $t_{AWD} \geq t_{AWD}(min.)$, the cycle is read/write cycle and data out will contains is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are refereced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a $\overline{\text{OE}}$ control write cycle or a read-modify cycle.
12. $t_{ASC}, t_{CHR}, t_{RCS}, t_{RCH}, t_{WCS}, t_{DS}, t_{DH}, t_{CSR}$ and t_{RPC} are determined by the earlier falling edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
13. t_{CRP}, t_{CHR} and t_{CPA} determined by the later rising edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
14. t_{CWL} should be satisfied by both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
15. t_{CPN}, t_{CP} and t_{CPT} are determined by the time that both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ are high.

EARLY WRITE CYCLE - LCAS and UCAS active -




READ MODIFY WRITE CYCLE - $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ active -




*1	High		Low	
*2	High	Low	High	Low
Write	Non-masked	Non-masked	Non-masked	Masked

▨ : "H" or "L"


FAST PAGE MODE READ CYCLE




EXTENDED PAGE MODE READ CYCLE



HIDDEN REFRESH CYCLE




RAS ONLY REFRESH CYCLE




▨ : "H" or "L"

CAS BEFORE RAS REFRESH CYCLE



▨ : "H" or "L"

CAS BEFORE RAS SELFREFRESH CYCLE



▨ : "H" or "L"