

PRELIMINARY

M5M5260AP, AJ-25, -30, -35

262144-BIT(262144-WORD BY 1-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M5260A is a family of 262144-word by 1-bit static RAMs, fabricated with the high-performance CMOS silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They includes a power-down feature as well.

FEATURES

- Fast access time M5M5260AP, AJ-25 25ns (max)
M5M5260AP, AJ-30 30ns (max)
M5M5260AP, AJ-35 35ns (max)
- Low power dissipation
Active 300mW (typ)
Stand by 5mW (typ)
- Power down by $\bar{S}$
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and output are directly TTL compatible
- Easy memory expansion by chip-select ($\bar{S}$) input
- $\overline{OE}$ prevents data contention in the I/O bus

APPLICATION


High-speed memory systems

FUNCTION

A write operation is executed during the $\bar{S}$ low and $\bar{W}$ low overlap time. In this period, address signals must be stable. When $\bar{W}$ is low, the DQ terminal is maintained in the high impedance state.

In a read operation, after setting $\bar{W}$ to high $\bar{S}$ and $\overline{OE}$ to

PIN CONFIGURATION (TOP VIEW)



Outline 24P4Y (DIP)
24P0J (SOJ)


low if the address signals are stable, the data is available at the DQ terminal.

When $\bar{S}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Setting the $\overline{OE}$ at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

Signal $\bar{S}$ controls the power-down feature. When $\bar{S}$ goes high, power dissipation is reduced extremely. The access time from $\bar{S}$ is equivalent to the address access time.

BLOCK DIAGRAM



262144-BIT(262144-WORD BY 1-BIT)CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Units
V_{CC}	Supply voltage	With respect to GND	$-3.5^{*} \sim 7$	V
V_I	Input voltage		$-3.5^{*} \sim 7$	V
V_O	Output voltage		$-3.5^{*} \sim 7$	V
P_d	Maximum power dissipation		1	W
T_{opr}	Operating temperature		$-0 \sim 70$	$^{\circ}\text{C}$
$T_{stg}(\text{bias})$	Storage temperature (bias)		$-10 \sim 85$	$^{\circ}\text{C}$
T_{stg}	Storage temperature		$-65 \sim 150$	$^{\circ}\text{C}$

* Pulse width = 20 ns. In case of DC: -0.5V

RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \sim 70^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IL}	Low-level input voltage	-3^{*}		0.8	V
V_{IH}	High-level input voltage	2.2		$V_{CC} + 0.3$	V

* Pulse width = 20 ns. In case of DC: -0.5V

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
				Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = −4 mA		2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 8 mA				0.4	V
I _I	Input current	V _I = 0 ~ V _{CC}				2	μA
I _{OZ}	Off-state output current	V _I (S) = V _{IH} , V _O = 0 ~ V _{CC}				10	μA
I _{CC1}	Supply current from V _{CC}	V _I (S) = V _{IL}	AC (minimum cycle)			140	mA
		Output open	DC		60	75	
I _{CC2}	Stand by current	V _I (S) = V _{IH}	AC (minimum cycle)			40	mA
			Other V _I ≥ V _{IH} or ≤ V _{IL}			30	
I _{CC3}	Stand by current	V _I (S) ≥ V _{CC} − 0.2 V Other V _I ≤ 0.2 V or V _I ≥ V _{CC} − 0.2 V			1	10	mA
C _I	Input capacitance	V _I = GND , V _I = 25 mVrms , f = 1 MHz				5	pF
C _O	Output capacitance	V _O = GND , V _O = 25 mVrms , f = 1 MHz				7	pF

Note 1. Current flow into an IC is positive, out is negative.

* Pulse width = 20 ns. In case of DC: -0.5V

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted)

MEASUREMENT CONDITIONS

Input pulse levels $V_{IH} = 3\text{V}$, $V_{IL} = 0\text{V}$

Input rise and fall time 5ns

Input timing reference level 1.5V

Output timing reference level . . $V_{OH} = 2\text{V}$, $V_{OL} = 0.8\text{V}$

Output loads Fig. 1, Fig. 2




Fig. 1 Output load




Fig. 2 Output load for t_{en} , t_{dis}

262144-BIT(262144-WORD BY 1-BIT)CMOS STATIC RAM

READ CYCLE

Symbol	Parameter	M5M5260A-25			M5M5260A-30			M5M5260A-35			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{CR}	Read cycle time	25			30			35			ns
t _a (A)	Address access time			25			30			35	ns
t _a (S)	Chip select access time			25			30			35	ns
t _a (OE)	Output enable access time			15			20			25	ns
t _v (A)	Data valid time after address	3			5			5			ns
t _{en} (S)	Chip selection to output active	0		15	0		15	0		20	ns
t _{dis} (S)	Output disable time from CS	3			5			5			ns
t _{en} (OE)	Output enable time after OE low	0			0			0			ns
t _{dis} (OE)	Output disable time after OE high	0		10	0		10	0		15	ns
t _{PU}	Power-up time after chip selection	0			0			0			ns
t _{PD}	Power down time after chip deselection			25			30			35	ns


WRITE CYCLE

Symbol	Parameter	M5M5260A-25			M5M5260A-30			M5M5260A-35			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{CW}	Write cycle time	25			30			35			ns
t _{su} (S)	Chip select setup time	20			20			25			ns
t _{su} (A)1	Address setup time 1 (W CONTROL)	0			0			0			ns
t _{su} (A)2	Address setup time 2 (S CONTROL)	0			0			0			ns
t _w (W)	Write pulse width	10			15			15			ns
t _{rec} (W)	Write recovery time	3			3			5			ns
t _{su} (D)	Data setup time	15			15			15			ns
t _h (D)	Data hold time	0			0			0			ns
t _{dis} (W)	Output disable time from W	0		10	0		10	0		15	ns
t _{en} (W)	Output enable time from W	0			0			0			ns
t _{en} (OE)	Output enable time after OE low	15			20			25			ns
t _{dis} (OE)	Output disable time after OE high	0			0			0			ns
t _{su} (A-WH)	Address to W high	0			0			0			ns


262144-BIT(262144-WORD BY 1-BIT)CMOS STATIC RAM

TIMING DIAGRAMS


Read cycle 1



Read cycle 2 (Note 2)




Read cycle 3 (Note 4)




262144-BIT(262144-WORD BY 1-BIT)CMOS STATIC RAM

Write cycle 1 ($\overline{W}$ control mode)



Write cycle 2 ($\overline{S}$ control mode)



Note 5. Hatching indicates the state is don't care.

6. When the falling edge of $\overline{W}$ is simultaneous or prior to the falling edge of $\overline{S}$, the output is maintained in the high impedance.