

## Description

The MC-422000A36 is a fast-page dynamic RAM module organized as 2,097,152 words by 36 bits and designed to operate from a single +5-volt power supply. Advanced CMOS circuitry ensures minimum power dissipation and excellent operating margins.

The three-state output is controlled by  $\overline{\text{CAS}}$  independent of  $\overline{\text{RAS}}$ . After a valid read or read-modify-write cycle, data is held on the output by holding  $\overline{\text{CAS}}$  low. Data output is returned to high impedance by returning  $\overline{\text{CAS}}$  high. Fast-page read and write cycles can be executed by cycling  $\overline{\text{CAS}}$ . Refreshing is accomplished by  $\overline{\text{RAS}}$ -only refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, hidden refresh cycles, or by the 1024 address combinations of  $A_0 - A_9$  during a 16-ms period.

The MC-422000A36 is packaged in a variety of Single Inline Memory Modules (SIMM™). Each SIMM contains sixteen 1,048,576 x 4-bit  $\mu\text{PD424400}$  DRAMs, eight 1,048,576 x 1-bit  $\mu\text{PD421000}$  DRAMs, and 24 power supply decoupling capacitors for noise reduction.  $\text{DQ}_0 - \text{DQ}_{35}$  are common input/output pins.

## Features

- 2,097,152-word by 36-bit organization
- Single +5-volt power supply
- Fast-page cycles
- Low power dissipation
- $\overline{\text{RAS}}$ -only refresh cycles
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles
- Hidden refresh cycles
- 1024 refresh cycles every 16 ms
- TTL-compatible inputs and outputs
- 72-pin SIMM packaging


## Pin Identification

Name	Function
$A_0 - A_9$	Address inputs
$\overline{\text{CAS}}_0 - \overline{\text{CAS}}_3$	Column address strobes
$\text{DQ}_0 - \text{DQ}_{35}$	Common data inputs/outputs
$\overline{\text{RAS}}_0 - \overline{\text{RAS}}_3$	Row address strobes
$\overline{\text{WE}}$	Write enable
GND	Ground
$V_{\text{CC}}$	+ 5-volt power supply
NC	No connection

SIMM is a trademark of Wang Laboratories.

## Pin Configuration

### 72-Pin Socket-Mountable SIMM



-10g™

Pin	Symbol
19	NC
20	$\text{DQ}_4$
21	$\text{DQ}_{22}$
22	$\text{DQ}_5$
23	$\text{DQ}_{23}$
24	$\text{DQ}_6$
25	$\text{DQ}_{24}$
26	$\text{DQ}_7$
27	$\text{DQ}_{25}$
28	$A_7$
29	NC
30	$V_{\text{CC}}$
31	$A_8$
32	$A_9$
33	$\overline{\text{RAS}}_3$
34	$\overline{\text{RAS}}_2$
35	$\text{DQ}_{26}$
36	$\text{DQ}_8$

Pin	Symbol
37	$\text{DQ}_{17}$
38	$\text{DQ}_{35}$
39	GND
40	$\text{CAS}_0$
41	$\overline{\text{CAS}}_2$
42	$\text{CAS}_3$
43	$\text{CAS}_1$
44	$\overline{\text{RAS}}_0$
45	$\overline{\text{RAS}}_1$
46	NC
47	$\overline{\text{WE}}$
48	NC
49	$\text{DQ}_9$
50	$\text{DQ}_{27}$
51	$\text{DQ}_{10}$
52	$\text{DQ}_{28}$
53	$\text{DQ}_{11}$
54	$\text{DQ}_{29}$

Pin	Symbol
55	$\text{DQ}_{12}$
56	$\text{DQ}_{30}$
57	$\text{DQ}_{13}$
58	$\text{DQ}_{31}$
59	$V_{\text{CC}}$
60	$\text{DQ}_{32}$
61	$\text{DQ}_{14}$
62	$\text{DQ}_{33}$
63	$\text{DQ}_{15}$
64	$\text{DQ}_{34}$
65	$\text{DQ}_{16}$
66	NC
67	[Note 1]
68	[Note 1]
69	[Note 1]
70	[Note 1]
71	NC
72	GND

### Notes:

[1] Pins 67-70 are defined by access time:


Pin	60 ns	70 ns	80 ns	100 ns
67	NC	NC	NC	NC
68	NC	NC	NC	NC
69	NC	GND	NC	GND
70	NC	NC	GND	GND

83YL-4515A

**Ordering Information**

Part Number	Access Time (max)	Package	Height	Thickness	DRAMs
MC-422000A36B-60	60 ns	72-pin socket-mountable	25.4 mm	9.3 mm	Sixteen $\mu$ PD424400LA
B-70	70 ns	SIMM (solder plating)	(1.000 inch)	(0.366 inch)	Eight $\mu$ PD421000GX
B-80	80 ns				
MC-422000A36F-60	60 ns	72-pin socket-mountable			
F-70	70 ns	SIMM (gold plating)			
F-80	80 ns				
MC-422000A36BJ-60	60 ns	72-pin socket-mountable	31.75 mm	9.3 mm	Sixteen $\mu$ PD424400LA
BJ-70	70 ns	SIMM (solder plating)	(1.250 inch)	(0.366 inch)	Eight $\mu$ PD421000LA
BJ-80	80 ns				
MC-422000A36FJ-60	60 ns	72-pin socket-mountable			
FJ-70	70 ns	SIMM (gold plating)			
FJ-80	80 ns				
MC-422000A36BT-60	60 ns	72-pin socket-mountable	25.4 mm	9.3 mm	Sixteen $\mu$ PD424400GS
BT-70	70 ns	SIMM (solder plating)	(1.000 inch)	(0.161 inch)	Eight $\mu$ PD421000GX
BT-80	80 ns				
MC-422000A36FT-60	60 ns	72-pin socket-mountable			
FT-70	70 ns	SIMM (gold plating)			
FT-80	80 ns				

### Connection Diagram



10g

### Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C
Short-circuit output current, $I_{OS}$	50 mA
Power dissipation, $P_D$	24 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

### Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Input voltage, high	$V_{IH}$	2.4		$V_{CC} + 1.0$	V
Input voltage, low	$V_{IL}$	-1.0		0.8	V
Supply voltage	$V_{CC}$	4.75	5.0	5.25	V
Ambient temperature	$T_A$	0		70	°C

### DC Characteristics

$T_A = 0$  to +70°C;  $V_{CC} = +5.0$  V  $\pm 5\%$

Parameter	Symbol	Min	Max	Unit	Test Conditions
Standby current	$I_{CC2}$		48	mA	$\overline{RAS} = \overline{CAS} \geq V_{IH} \text{ (min)}$
			24	mA	$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2$ V
Input leakage current	$I_{I(L)}$	240	240	$\mu$ A	$V_{IN} = 0$ V to $V_{CC}$ ; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10	10	$\mu$ A	DQ <sub>0</sub> to DQ <sub>35</sub> disabled; $V_{OUT} = 0$ V to $V_{CC}$
Output voltage, low	$V_{OL}$		0.4	V	$I_{OL} = 4.2$ mA
Output voltage, high	$V_{OH}$	2.4		V	$I_{OH} = -5$ mA

### Capacitance

$T_A = 25^\circ\text{C}$ ;  $f = 1$  MHz

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	$C_{I1}$	161	pF	A <sub>0</sub> - A <sub>9</sub>
	$C_{I2}$	193	pF	$\overline{WE}$
	$C_{I3}$	62	pF	$\overline{RAS}$
	$C_{I4}$	62	pF	$\overline{CAS}$
Input/output capacitance	$C_{I1}/C_{O1}$	29	pF	DQ <sub>0</sub> - DQ <sub>7</sub> , DQ <sub>9</sub> - DQ <sub>16</sub> , DQ <sub>18</sub> - DQ <sub>25</sub> , DQ <sub>27</sub> - DQ <sub>34</sub>
	$C_{I2}/C_{O2}$	39	pF	DQ <sub>8</sub> , DQ <sub>17</sub> , DQ <sub>26</sub> , DQ <sub>35</sub>

### AC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V } \pm 5\%$

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Operating current, average	$I_{CC1}$		1380		1180		1060	mA	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling; $t_{RC} = t_{RC} \text{ min};$ $I_O = 0 \text{ mA}$ (Note 5)
Operating current, $\overline{\text{RAS}}$ -only refresh cycle, average	$I_{CC3}$		1380		1180		1060	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \geq V_{IH};$ $t_{RC} = t_{RC} \text{ min};$ $I_O = 0 \text{ mA}$ (Note 5)
Operating current, fast-page cycle, average	$I_{CC4}$		1100		980		860	mA	$\overline{\text{RAS}} \leq V_{IL}; \overline{\text{CAS}}$ cycling; $t_{PC} = t_{PC} \text{ min};$ $I_O = 0 \text{ mA}$ (Note 5)
Operating current, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle, average	$I_{CC5}$		1380		1180		1060	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ before $\overline{\text{RAS}}; t_{RC} = t_{RC} \text{ min};$ $I_O = 0 \text{ mA}$ (Note 5)
Access time from column address	$t_{AA}$		30		35		40	ns	(Notes 7, 9)
Access time from $\overline{\text{CAS}}$ precharge (rising edge)	$t_{ACP}$		35		40		45	ns	(Notes 7, 9)
Column address setup time	$t_{ASC}$	0	20	0		0		ns	
Row address setup time	$t_{ASR}$	0		0		0		ns	
Access time from $\overline{\text{CAS}}$ (falling edge)	$t_{CAC}$		20		20		20	ns	(Notes 7, 9)
Column address hold time	$t_{CAH}$	15		17		20		ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	20	10,000	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle	$t_{CHR}$	15		15		15		ns	
Data setup time	$t_{CLZ}$	0		0		0		ns	
$\overline{\text{CAS}}$ precharge time, fast-page cycle	$t_{CP}$	10	20	10		10		ns	
$\overline{\text{CAS}}$ precharge time, nonpage cycle	$t_{CPN}$	10		10		10		ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10		10		10		ns	(Note 12)
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	60		70		80		ns	
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle	$t_{CSR}$	10		10		10		ns	
Data-in hold time	$t_{DH}$	15		15		20		ns	(Note 15)
Data-in setup time	$t_{DS}$	0		0		0		ns	(Note 15)
Output buffer turnoff delay	$t_{OFF}$	0	15	0	15	0	20	ns	(Note 10)
Fast-page cycle time	$t_{PC}$	40		45		50		ns	(Note 6)
Access time from $\overline{\text{RAS}}$	$t_{RAC}$		60		70		80	ns	(Notes 7, 8)
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	15	30	15	35	17	40	ns	(Note 9)
Row address hold time	$t_{RAH}$	10		10		12		ns	
Column address lead time referenced to $\overline{\text{RAS}}$ (rising edge)	$t_{RAL}$	30		35		45		ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ pulse width, fast-page cycle	$t_{RASp}$	60	100,000	70	100,000	80	100,000	ns	
Random read or write cycle time	$t_{RC}$	120		140		160		ns	(Note 6)
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	20	60	25	60	ns	(Note 11)

10g

## AC Characteristics (cont)


Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0		0		0		ns	(Note 13)
Read command setup time	$t_{\text{RCS}}$	0		0		0		ns	
Refresh period	$t_{\text{REF}}$		16		16		16	ms	Addresses $A_0 - A_9$
$\overline{\text{RAS}}$ precharge time	$t_{\text{RP}}$	50		60		70		ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	10		10		10		ns	
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	10		10		10		ns	(Note 13)
$\overline{\text{RAS}}$ hold time	$t_{\text{RSH}}$	20		20		20		ns	
Rise and fall transition time	$t_{\text{T}}$	3	50	3	50	3	50	ns	(Note 3)
Write command hold time	$t_{\text{WCH}}$	15		15		15		ns	
Write command setup time	$t_{\text{WCS}}$	0		0		0		ns	(Note 16)
$\overline{\text{WE}}$ hold time	$t_{\text{WHR}}$	15		15		15		ns	
$\overline{\text{WE}}$ setup time	$t_{\text{WSR}}$	10		10		10		ns	
Write command pulse width	$t_{\text{WP}}$	15		15		15		ns	(Note 14)

## Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100  $\mu\text{s}$  is required after power-up, followed by any eight  $\overline{\text{RAS}}$  cycles, before proper device operation is achieved. At the end of the initial power-up sequence, it is recommended that either a  $\overline{\text{RAS}}$ -only refresh or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle be executed while  $\overline{\text{WE}} \geq V_{\text{IH}}$  to ensure normal operation.
- (3) Ac measurements assume  $t_{\text{T}} = 5 \text{ ns}$ .
- (4)  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring the timing of input signals. Transition times are measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ .
- (5)  $I_{\text{CC1}}$ ,  $I_{\text{CC3}}$ ,  $I_{\text{CC4}}$ , and  $I_{\text{CC5}}$  depend on output loading and cycle rates. Specified values are obtained with the output open.  $I_{\text{CC3}}$  is measured assuming that all column address inputs are held at either a high level or a low level during  $\overline{\text{RAS}}$ -only refresh cycles.  $I_{\text{CC4}}$  is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_{\text{A}} = 0$  to  $+70^{\circ}\text{C}$ ) is assured.
- (7) Load = 2 TTL ( $-1 \text{ mA}$ ,  $+4 \text{ mA}$ ) loads and 100 pF
- (8) Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value in this table,  $t_{\text{RAC}}$  increases by the amount that  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  exceeds the value shown.
- (9) If  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$ , then the access time is defined by  $t_{\text{AA}}$ .
- (10)  $t_{\text{OFF}}(\text{max})$  defines the time at which the output achieves the open-circuit condition and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
- (11) Operation within the  $t_{\text{RCD}}(\text{max})$  limit assures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than  $t_{\text{RCD}}(\text{max})$ , then access time is controlled exclusively by  $t_{\text{CAC}}$ .
- (12) The  $t_{\text{CRP}}$  requirement should be applicable for  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycles preceded by any cycle.
- (13) Either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
- (14) Parameter  $t_{\text{WP}}$  is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write operation, both  $t_{\text{WCS}}$  and  $t_{\text{WCH}}$  must be met.
- (15) These parameters are referenced to the falling edge of  $\overline{\text{CAS}}$  for early write cycles and to the falling edge of  $\overline{\text{WE}}$  for delayed write or read-modify-write cycles.
- (16)  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ , and  $t_{\text{AWD}}$  are restrictive operating parameters in read-write/read-modify-write cycles only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data output will remain open-circuit throughout the entire cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ , and  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ , the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data output pin (at access time and until  $\overline{\text{CAS}}$  returns to  $V_{\text{IH}}$ ) is indeterminate.
- (17) A test mode may be initiated by executing a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle with  $\overline{\text{WE}}$  held at  $V_{\text{IL}}$ . This mode also may inadvertently be initiated during power-up because external control of the signal lines is very difficult during this period. It is therefore recommended that while  $\overline{\text{WE}}$  is held at  $V_{\text{IH}}$ , either a  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle should be executed at any time after the end of the initial power-up sequence to ensure normal device operation.

## Timing Waveforms

### Read Cycle




10g





Timing Waveforms (cont)


Fast-Page Early Write Cycle



83YL-7246B

### Timing Waveforms (cont)


#### Hidden Refresh Cycle




10g

Timing Waveforms (cont)

**RAS-Only Refresh Cycle**



**CAS Before RAS Refresh Cycle**





### Package Drawings

#### 72-Pin Socket-Mountable SIMM (MC-422000A36: Suffix B, F)

Item	Millimeters	Inches
A	107.95 ± 0.2	4.250 ± .008
B	101.19 ± 0.2	3.984 ± .008
F	0.75 min	.029 min
G	10.16	.400
H	1.27	.050
I	6.35	.250
J	2.03	.080
K	6.35	.250
L	2.7 min	.106 min

Item	Millimeters	Inches
M	25.4	1.000
N	9.3	.366
P	1.57 rad	.062 rad
S	3.17 dia	.125 dia
T	1.27	.050
U	3.38	.133
V	44.45	1.750
W	6.35	.250
X	95.25 ± 0.1	3.750 ± .004



MC-422000A36B/F

557L-65168 (6/92)



10g

Package Drawings (cont)

72-Pin Socket-Mountable SIMM (MC-422000A36: Suffix BJ, FJ)

Item	Millimeters	Inches
A	107.95 ± 0.2	4.250 ± .008
B	101.19 ± 0.2	3.984 ± .008
F	1.04	.041
G	10.16	.400
H	1.27	.050
I	6.35	.250
J	2.03	.080
K	6.35	.250
L	2.54 min	.100 min

Item	Millimeters	Inches
M	31.75	1.250
N	9.3	.368
P	1.57 rad	.062 rad
S	3.17 dia	.125 dia
T	1.27	.050
U	3.38	.133
V	44.45	1.750
W	6.36	.250
X	95.25 ± 0.1	3.750 ± .004



MC-422000A36BJFJ


46NF-7125 (6/92)

### Package Drawings (cont)


#### 72-Pin Socket-Mountable SIMM (MC-422000A36: Suffix BT, FT)

Item	Millimeters	Inches
A	107.95 ± 0.2	4.250 ± .008
B	101.19 ± 0.2	3.984 ± .008
F	0.75 min	.029 min
G	10.16	.400
H	1.27	.050
I	6.35	.250
J	2.03	.080
K	6.35	.250
L	2.7 min	.106 min

Item	Millimeters	Inches
M	25.4	1.000
N	9.3	.366
P	1.57 rad	.062 rad
S	3.17 dia	.125 dia
T	1.27	.050
U	3.38	.133
V	44.45	1.750
W	6.38	.250
X	95.25 ± 0.1	3.750 ± .004



10g



MC-422000A36BT/FT

83YL-86178 (8/92)

