

# 1M x 1 CMOS Dynamic RAM

## Page Mode


The MCM411000 is a 1.0μ CMOS high-speed dynamic random access memory. It is organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM411000 requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil dual-in-line plastic package (DIP) and a 300 mil SOJ plastic package.


- Three-State Data Output
- Common I/O with Early Write
- Fast Page Mode
- TTL-Compatible Inputs and Output
- $\overline{\text{RAS}}$ -Only Refresh
- $\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh
- Hidden Refresh
- 512 Cycle Refresh:
  - MCM411000 = 8 ms
  - MCM41L1000 = 64 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t<sub>RAC</sub>)
  - MCM411000-70 and MCM41L1000-70 = 70 ns (Max)
  - MCM411000-80 and MCM41L1000-80 = 80 ns (Max)
- Low Active Power Dissipation:
  - MCM411000-70 and MCM41L1000-70 = 440 mW (Max)
  - MCM411000-80 and MCM41L1000-80 = 385 mW (Max)
- Low Standby Power Dissipation:
  - MCM411000 and MCM41L1000 = 11 mW (Max, TTL Levels)
  - MCM411000 = 5.5 mW (Max, CMOS Levels)
  - MCM41L1000 = 1.65 mW (Max, CMOS Levels)

## MCM411000 MCM41L1000


2



**P PACKAGE**  
**300 MIL PLASTIC**  
**CASE 707B-01**



**J PACKAGE**  
**300 MIL SOJ**  
**CASE 822B-01**




**Z PACKAGE**  
**PLASTIC**  
**ZIG-ZAG IN-LINE**  
**CASE 836A-01**


### PIN NAMES

A0 - A9	.....	Address Inputs
D	.....	Data Input
Q	.....	Data Output
W	.....	Read/Write Input
$\overline{\text{RAS}}$	.....	Row Address Strobe
$\overline{\text{CAS}}$	.....	Column Address Strobe
VCC	.....	Power (+ 5 V)
VSS	.....	Ground
NC	.....	No Connection


### ZIG-ZAG IN-LINE



### SMALL OUTLINE




### DUAL-IN-LINE



### PIN ASSIGNMENTS

**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	- 1 to + 7	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	- 1 to + 7	V
Test Function Input Voltage	V <sub>in(TF)</sub>	- 1 to V <sub>CC</sub> + 0.5 V	V
Data Out Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>D</sub>	1	W
Operating Temperature Range	T <sub>A</sub>	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } 70^\circ\text{C}$ , Unless Otherwise Noted)

### RECOMMENDED OPERATING CONDITIONS (All voltages referenced to $V_{SS}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	
Logic High Voltage, All Inputs	$V_{IH}$	2.4	—	6.5	V
Logic Low Voltage, All Inputs	$V_{IL}$	-1.0	—	0.8	V
Test Function Input Voltage	$V_{IH(TF)}$	-1.0	—	$V_{CC} + 0.5$	V

2

### DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
$V_{CC}$ Power Supply Current MCM411000-70 and MCM41L1000-70, $t_{RC} = 140 \text{ ns}$ MCM411000-80 and MCM41L1000-80, $t_{RC} = 160 \text{ ns}$	$I_{CC1}$	—	80 70	mA	1, 2
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{CAS} = V_{IH}$ )	$I_{CC2}$	—	2.0	mA	
$V_{CC}$ Power Supply Current During $\overline{RAS}$ only Refresh Cycle MCM411000-70 and MCM41L1000-70, $t_{RC} = 140 \text{ ns}$ MCM411000-80 and MCM41L1000-80, $t_{RC} = 160 \text{ ns}$	$I_{CC3}$	—	80 60	mA	1, 2
$V_{CC}$ Power Supply Current During Fast Page Mode Cycle MCM411000-70 and MCM41L1000-70, $t_{PC} = 50 \text{ ns}$ MCM411000-80 and MCM41L1000-80, $t_{PC} = 55 \text{ ns}$	$I_{CC4}$	—	70 50	mA	1, 3, 4
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$ ) MCM411000 MCM41L1000	$I_{CC5}$	—	1.0 300	mA $\mu\text{A}$	
$V_{CC}$ Power Supply Current During $\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle MCM411000-70 and MCM41L1000-70, $t_{RC} = 140 \text{ ns}$ MCM411000-80 and MCM41L1000-80, $t_{RC} = 160 \text{ ns}$	$I_{CC6}$	—	70 60	mA	1
$V_{CC}$ Power Supply Current, Battery Back-Up Mode — MCM41L1000 only ( $t_{RC} = 125 \mu\text{s}$ ; $t_{RAS} = 1 \mu\text{s}$ , $\overline{CAS} = \overline{CAS}$ Before $\overline{RAS}$ Cycle or 0.2 V; $A_0 - A_9, \overline{W}, D = V_{CC} - 0.2 \text{ V}$ or 0.2 V)	$I_{CC7}$	—	300	$\mu\text{A}$	3
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = V_{IH}$ , $\overline{CAS} = V_{IL}$ , $D_{out} = \text{Enable}$ )	$I_{CC8}$	—	5	mA	1
Input Leakage Current ( $0 \text{ V} \leq V_{in} \leq 6.5 \text{ V}$ )	$I_{kg(I)}$	-10	10	$\mu\text{A}$	
Output Leakage Current ( $\overline{CAS} = V_{IH}$ , $0 \text{ V} \leq V_{out} \leq 5.5 \text{ V}$ )	$I_{kg(O)}$	-10	10	$\mu\text{A}$	
Output High Voltage ( $I_{OH} = -5 \text{ mA}$ )	$V_{OH}$	2.4	—	V	
Output Low Voltage ( $I_{OL} = 4.2 \text{ mA}$ )	$V_{OL}$	—	0.4	V	

#### NOTES:

1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
2. Address can be changed less than three times while  $\overline{RAS} = V_{IL}$ .
3. Measured with one address transition per page mode cycle.
4. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

### CAPACITANCE ( $f = 1.0 \text{ MHz}$ , $T_A = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V}$ , Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance D, $A_0 - A_9$ $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ , TF	$C_{in}$	5	pF
		7	
Output Capacitance Q	$C_{out}$	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

## AC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } 70^\circ\text{C}$ , Unless Otherwise Noted)

### READ AND WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

Parameter	Symbol		MCM411000-70 MCM41L1000-70		MCM411000-80 MCM41L1000-80		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max		
Random Read or Write Cycle Time	$t_{RELREL}$	$t_{RC}$	140	—	160	—	ns	6
Read-Write Cycle Time	$t_{RELREL}$	$t_{RWC}$	165	—	190	—	ns	7
Page Mode Cycle Time	$t_{CELCEL}$	$t_{PC}$	50	—	55	—	ns	
Page Mode Read-Write Cycle Time	$t_{CELCEL}$	$t_{PRWC}$	75	—	85	—	ns	
Access Time from $\overline{RAS}$	$t_{RELQV}$	$t_{RAC}$	—	70	—	80	ns	7, 8
Access Time from $\overline{CAS}$ (Typ. = 16 ns @ 70°C)	$t_{CELQV}$	$t_{CAC}$	—	20	—	25	ns	7, 9
Access Time from Column Address	$t_{AVQA}$	$t_{AA}$	—	35	—	40	ns	7, 10
Access Time from Precharge $\overline{CAS}$	$t_{CEHQV}$	$t_{CPA}$	—	45	—	50	ns	7
Output Buffer and Turn-Off Delay	$t_{CEHQZ}$	$t_{OFF}$	0	20	0	20	ns	11
Transition Time (Rise and Fall)	$t_T$	$t_T$	3	50	3	50	ns	12
$\overline{RAS}$ Precharge Time	$t_{REHREL}$	$t_{RP}$	60	—	70	—	ns	
$\overline{RAS}$ Pulse Width	$t_{RELREH}$	$t_{RAS}$	70	10,000	80	10,000	ns	
$\overline{RAS}$ Pulse Width (Fast Page Mode)	$t_{RELREH}$	$t_{RASP}$	70	100,000	80	100,000	ns	
$\overline{RAS}$ Hold Time	$t_{CELREH}$	$t_{RSH}$	20	—	25	—	ns	
$\overline{CAS}$ Hold Time	$t_{RELCEH}$	$t_{CSH}$	70	—	80	—	ns	
$\overline{CAS}$ Pulse Width	$t_{CELCEH}$	$t_{CAS}$	20	10,000	25	10,000	ns	13
$\overline{RAS}$ to $\overline{CAS}$ Delay Time	$t_{RELCEL}$	$t_{RCD}$	20	50	22	55	ns	14
$\overline{RAS}$ to Column Address Delay Time	$t_{RELAV}$	$t_{RAD}$	15	35	17	40	ns	15
$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	$t_{CEHREL}$	$t_{CRP}$	10	—	10	—	ns	
$\overline{CAS}$ Precharge Time (Page Mode Cycle Only)	$t_{CEHCEL}$	$t_{CP}$	10	—	10	—	ns	
Row Address Setup Time	$t_{AVREL}$	$t_{ASR}$	0	—	0	—	ns	
Row Address Hold Time	$t_{RELAX}$	$t_{RAH}$	10	—	12	—	ns	
Column Address Setup Time	$t_{AVCEL}$	$t_{ASC}$	0	—	0	—	ns	
Column Address Hold Time	$t_{CELAX}$	$t_{CAH}$	15	—	20	—	ns	
Column Address Hold Time Referenced to $\overline{RAS}$	$t_{RELAX}$	$t_{AR}$	40	—	42	—	ns	16

NOTES:

(continued)

1.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
2. An initial pause of 200  $\mu\text{s}$  is required after power-up followed by 8  $\overline{RAS}$  cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
4. AC measurements  $t_T = 5.0 \text{ ns}$ .
5. TF pin must be either at  $V_{IL}$  or open if not used.
6. The specifications for  $t_{RC}$  (min) and  $t_{RWC}$  (min) are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ) is ensured.
7. Measured with a current load equivalent to 2 TTL ( $-200 \mu\text{A}$ ,  $+4 \text{ mA}$ ) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .
8. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ .
9. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
10. Assumes that  $t_{RAD} \geq t_{RAD}(\text{max})$ .
11.  $t_{OFF}$  (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
12. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
13.  $t_{RASP}$  is determined by the  $\overline{RAS}$  pulse width in the fast page mode cycle.
14. Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
15. Operation within the  $t_{RAD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$ , then access time is controlled by  $t_{AA}$ .
16.  $t_{AR}$ ,  $t_{WCR}$  and  $t_{DHR}$  referenced to  $t_{RAD}(\text{min})$


**READ AND WRITE CYCLES** (Continued)

Parameter	Symbol		MCM411000-70 MCM41L1000-70		MCM411000-80 MCM41L1000-80		Unit	Notes	
	Standard	Alternate	Min	Max	Min	Max			
Column Address to $\overline{\text{RAS}}$ Lead Time	$t_{\text{AVREH}}$	$t_{\text{RAL}}$	35	—	40	—	ns		
Read Command Setup Time	$t_{\text{WHCEL}}$	$t_{\text{RCS}}$	0	—	0	—	ns		
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{CEHWX}}$	$t_{\text{RCH}}$	0	—	0	—	ns	17	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{REHWX}}$	$t_{\text{RRH}}$	10	—	10	—	ns	17	
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{CELWH}}$	$t_{\text{WCH}}$	15	—	20	—	ns		
Write Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RELWH}}$	$t_{\text{WCR}}$	40	—	42	—	ns	16	
Write Command Pulse Width	$t_{\text{WLWH}}$	$t_{\text{WCP}}$	10	—	15	—	ns		
Write Command to $\overline{\text{RAS}}$ Lead Time	$t_{\text{WLREH}}$	$t_{\text{RWL}}$	20	—	25	—	ns		
Write Command to $\overline{\text{CAS}}$ Lead Time	$t_{\text{WLCEH}}$	$t_{\text{CWL}}$	20	—	25	—	ns		
Data in Setup Time	$t_{\text{DVCEL}}$	$t_{\text{DS}}$	0	—	0	—	ns	18, 19	
Data in Hold Time	$t_{\text{CELDX}}$	$t_{\text{DH}}$	15	—	20	—	ns	18, 19	
Data in Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RELDX}}$	$t_{\text{DHR}}$	40	—	42	—	ns	16	
Refresh Period	MCM411000 MCM41L1000	$t_{\text{RVRV}}$	$t_{\text{RFSH}}$	—	8 64	—	8 64	ms	
Write Command Setup Time	$t_{\text{WLCEL}}$	$t_{\text{WCS}}$	0	—	0	—	ns	19, 20	
$\overline{\text{CAS}}$ to Write Delay	$t_{\text{CELWL}}$	$t_{\text{CWD}}$	20	—	25	—	ns	20	
$\overline{\text{RAS}}$ to Write Delay	$t_{\text{RELWL}}$	$t_{\text{RWD}}$	70	—	80	—	ns	20	
Column Address to Write Delay Time	$t_{\text{AVWL}}$	$t_{\text{AWD}}$	35	—	40	—	ns	20	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	$t_{\text{RELCEL}}$	$t_{\text{CSR}}$	10	—	10	—	ns		
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	$t_{\text{RELCEH}}$	$t_{\text{CHR}}$	15	—	20	—	ns		
$\overline{\text{CAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	$t_{\text{REHCEL}}$	$t_{\text{RPC}}$	10	—	10	—	ns		
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	$t_{\text{REHCEH}}$	$t_{\text{RHCP}}$	45	—	50	—	ns		


**NOTES:**

17. Either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
18. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in random write cycles.
19. Early write only ( $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ ).
20.  $t_{\text{WCS}}$  is not a restrictive operating parameter; it is included in the data sheet as an electrical characteristic only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

**READ CYCLE**




**EARLY WRITE CYCLE**









## HIDDEN REFRESH CYCLE (READ)




## HIDDEN REFRESH CYCLE (EARLY WRITE)



**RAS ONLY REFRESH CYCLE**  
( $\bar{W}$  and A8 are Don't Care)



**CAS BEFORE RAS REFRESH CYCLE**  
( $\bar{W}$  and A0 - A8 are Don't Care)



## DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

## ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active =  $V_{IL}$ ,  $t_{PCD}$  minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available. This "gate" feature on the external  $\overline{CAS}$  clock enables the internal  $\overline{CAS}$  line as soon as the row address hold time ( $t_{RAH}$ ) specification is met (and defines  $t_{PCD}$  minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{CAS}$  clock.

There are two other variations in addressing the 1M RAM:  **$\overline{RAS}$ -only refresh cycle** and  **$\overline{CAS}$  before  $\overline{RAS}$  refresh cycle**. Both are discussed in separate sections that follows.

## READ CYCLE

The DRAM can be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with  $\overline{RAS}$  and  $\overline{CAS}$  active transitions latching the desired bit location. The write ( $\overline{W}$ ) input level must be high ( $V_{IH}$ ),  $t_{RCS}$  (minimum) before the  $\overline{CAS}$  active transition, to enable read modes.

Both the  $\overline{RAS}$  and  $\overline{CAS}$  clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However,  $\overline{CAS}$  must be active before or at  $t_{PCD}$  maximum to guarantee valid data out (Q) at  $t_{RAC}$  (access time from  $\overline{CAS}$  active transition). If the  $t_{PCD}$  maximum is exceeded, read access time is determined by the  $\overline{CAS}$  clock active transition ( $t_{CAC}$ ).

The  $\overline{RAS}$  and  $\overline{CAS}$  clocks must remain active for a minimum of  $t_{RAS}$  and  $t_{CAS}$ , respectively, to complete the read cycle.  $\overline{W}$  must remain high throughout the cycle, and for time  $t_{RRH}$  or  $t_{RCH}$  after  $\overline{RAS}$  or  $\overline{CAS}$  inactive transition, respectively, to maintain the data at that bit location. Once  $\overline{RAS}$  transitions to inactive, it must remain inactive for a minimum time of  $t_{RP}$  to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{CAS}$  clock is

active. When the  $\overline{CAS}$  clock transitions to inactive, the output will switch to High Z.

## WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{W}$  to active ( $V_{IL}$ ). Early and late write modes are distinguished by the active time  $t_{RAS}$  and  $t_{CAS}$ , and precharge time  $t_{RP}$  apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time  $t_{WCS}$  before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{CAS}$  active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition,  $(t_{PCD} + t_{CWD} + t_{RWL} + 2t_{\tau}) \leq t_{RAS}$ , if other timing minimums ( $t_{PCD}$ ,  $t_{RWL}$ , and  $t_{\tau}$ ) are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but Q may be indeterminate — see note 20 of AC Operating Conditions table.  $\overline{RAS}$  and  $\overline{CAS}$  must remain active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after  $\overline{W}$  active transition to complete the write cycle.

## READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{W}$  must remain high for  $t_{CWD}$  minimum after the  $\overline{CAS}$  active transition, to guarantee valid Q before writing the bit.

## PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 1M dynamic RAM. Read access time in page mode ( $t_{CAC}$ ) is typically half the regular  $\overline{RAS}$  clock access time,  $t_{RAC}$ . Page mode operation consists of keeping  $\overline{RAS}$  active while toggling  $\overline{CAS}$  between  $V_{IH}$  and  $V_{IL}$ . The row is latched by  $\overline{RAS}$  active transition, while each  $\overline{CAS}$  active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{CAS}$  transitions to inactive for minimum of  $t_{CP}$ , while  $\overline{RAS}$  remains low ( $V_{IL}$ ). The second  $\overline{CAS}$  active transition while  $\overline{RAS}$  is low initiates the first page mode cycle ( $t_{PC}$  or  $t_{PRWC}$ ). A read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). The operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by  $t_{RAS}$ .

Page mode operation is ended when  $\overline{\text{RAS}}$  transitions to inactive, coincident with or following  $\overline{\text{CAS}}$  inactive transition.

**REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM411000 require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM411000. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM411000 and 64 milliseconds on the MCM41L1000.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row

decoded. Three other methods of refresh,  **$\overline{\text{RAS}}$ -only refresh**,  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh**, and **hidden refresh** are available on this device for greater system flexibility.

**$\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh**

$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is enabled by bringing  $\overline{\text{CAS}}$  active before  $\overline{\text{RAS}}$ . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

**Hidden Refresh**

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{\text{CAS}}$  active at the end of a read or write cycle, while  $\overline{\text{RAS}}$  cycles inactive for  $t_{RP}$  and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh from a cycle in progress (see Figure 1).





Figure 1. Hidden Refresh Cycle

**ORDERING INFORMATION**  
(Order by Full Part Number)



**2**

Full Part Numbers —	MCM411000P70	MCM411000J70	MCM411000J70R2	MCM411000Z70
	MCM411000P80	MCM411000J80	MCM411000J80R2	MCM411000Z80
	MCM41L1000P70	MCM41L1000J70	MCM41L1000J70R2	MCM41L1000Z70
	MCM41L1000P80	MCM41L1000J80	MCM41L1000J80R2	MCM41L1000Z80

NOTE: For mechanical data, please see Chapter 10.