

# FAST 74F273 Flip-Flop

## FAST Products

## Octal D Flip-Flop Product Specification

### FEATURES

- High impedance NPN base inputs for reduced loading (20 $\mu$ A in Low and High states)
- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered asynchronous Master Reset
- See 'F377 for clock enable version
- See 'F373 for transparent latch version
- See 'F374 for 3-state version

### DESCRIPTION

The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ( $\overline{MR}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
74F273	125MHz	66mA

### ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
20-Pin Plastic DIP	N74F273N
20-Pin Plastic SOL	N74F273D

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$D_0 - D_7$	Data inputs	1.0/0.033	20 $\mu$ A/20 $\mu$ A
$\overline{MR}$	Master Reset input (active Low)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
CP	Clock Pulse input (active rising edge)	1.0/0.033	20 A/20 A
$Q_0 - Q_7$	Data outputs	50/33	1.0mA/20mA


#### NOTE:

One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


All outputs will be forced Low independently of Clock or Data inputs by a Low voltage level on the  $\overline{MR}$  input. The device is useful for applications where the

true output only is required and the CP and  $\overline{MR}$  are common to all elements.

### PIN CONFIGURATION




### LOGIC SYMBOL



$V_{CC}$  - Pin 20  
GND - Pin 10


### LOGIC SYMBOL (IEEE/IEC)



Flip-Flop

FAST 74F273

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUTPUTS	OPERATING MODE
$\overline{MR}$	CP	$D_n$	$Q_0 - Q_7$	
L	X	X	L	Reset (clear)
H	↑	h	H	Load "1"
H	↑	l	L	Load "0"

- H = High voltage level
- h = High voltage level one set-up time prior to the Low-to-High clock transition
- L = Low voltage level
- l = Low voltage level one set-up time prior to the Low-to-High clock transition
- X = Don't care
- ↑ = Low-to-High clock transition

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	-0.5 to +7.0	V
$V_{IN}$	Input voltage	-0.5 to +7.0	V
$I_{IN}$	Input current	-30 to +5	mA
$V_{OUT}$	Voltage applied to output in High output state	-0.5 to + $V_{CC}$	V
$I_{OUT}$	Current applied to output in Low output state	40	mA
$T_A$	Operating free-air temperature range	0 to +70	°C
$T_{STG}$	Storage temperature	-65 to +150	°C

## Flip-Flop

FAST 74F273

## RECOMMENDED OPERATION CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-1	mA
$I_{OL}$	Low-level output current			20	mA
$T_A$	Operating free-air temperature range	0		70	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT	
				Min	Typ <sup>2</sup>	Max		
$V_{OH}$	High-level output voltage	$\overline{MR}$ & CP inputs	$V_{CC} = \text{MIN}, V_{IL} = 0.0V,^3$	$\pm 10\%V_{CC}$	2.5		V	
			$V_{IH} = 4.5V,^3 I_{OH} = \text{MAX}$	$\pm 5\%V_{CC}$	2.7	3.4	V	
		other inputs	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$	$\pm 10\%V_{CC}$	2.5		V	
			$V_{IH} = \text{MIN}, I_{OH} = \text{MAX}$	$\pm 5\%V_{CC}$	2.7	3.4	V	
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$	$\pm 10\%V_{CC}$		0.30	0.50	V
			$V_{IH} = \text{MIN}, I_{OL} = \text{MAX}$	$\pm 5\%V_{CC}$		0.30	0.50	V
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{MIN}, I_I = I_{IK}$			-0.73	-1.2	V
$I_I$	Input current at maximum input voltage		$V_{CC} = 0.0V, V_I = 7.0V$				100	$\mu A$
$I_{IH}$	High-level input current		$V_{CC} = \text{MAX}, V_I = 2.7V$				20	$\mu A$
$I_{IL}$	Low-level input current		$V_{CC} = \text{MAX}, V_I = 0.5V$				-20	$\mu A$
$I_{OS}$	Short circuit output current <sup>4</sup>		$V_{CC} = \text{MAX}$			-60		mA
$I_{CC}$	Supply current (total)	$I_{CCH}$	$V_{CC} = \text{MAX}$			65	85	mA
		$I_{CCL}$				68	88	mA

## NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at  $V_{CC} = 5V, T_A = 25^\circ C$ .
- To reduce the effect of external noise during test.
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

## Flip-Flop

FAST 74F273

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V } \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$f_{\text{MAX}}$	Maximum clock frequency	Waveform 1	115	125		100		MHz
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $CP_n$ to $Q_n$	Waveform 1	4.0 4.0	7.5 7.5	9.5 9.5	4.0 4.0	10.5 10.5	ns
$t_{\text{PHL}}$	Propagation delay $MR$ to $Q_n$	Waveform 2	4.0	5.5	8.5	3.5	9.0	ns


## AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V } \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low $D_n$ to CP	Waveform 3	3.0 3.0			3.0 3.0		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time, High or Low $D_n$ to CP	Waveform 3	0.0 0.0			0.0 0.0		ns
$t_w(\text{H})$ $t_w(\text{L})$	CP Pulse width, High or Low	Waveform 1	4.0 5.0			4.0 5.5		ns
$t_w(\text{L})$	Master Reset Pulse width, Low	Waveform 2	3.5			4.5		ns
$t_{\text{REC}}$	Recovery time $MR$ to CP	Waveform 2	8.5			9.0		ns


# Flip-Flop

FAST 74F273


## AC WAVEFORMS



Waveform 1. Propagation Delay, Clock Input To Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time




Waveform 3. Data Setup And Hold Times


NOTE: For all waveforms,  $V_M = 1.5V$ .

The shaded areas indicate when the input is permitted to change for predictable output performance.

## TEST CIRCUIT AND WAVEFORMS



Test Circuit For Totem-Pole Outputs



$V_M = 1.5V$

Input Pulse Definition

### DEFINITIONS

$R_L$  = Load resistor; see AC CHARACTERISTICS for value.

$C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	$t_w$	$t_{TLH}$	$t_{THL}$
74F	3.0V	1MHz	500ns	2.5ns	2.5ns