

PCMCIA/JEIDA DRAM

1. APPLICABLE CARD

- 8M Byte DRAM Card (DWF800SYD0)

2. OUTLINE OF FUNCTIONS AND FEATURES

The DWF800STD0 is a 2M words \times 26 bits dynamic RAM card mounting 16PCS 4M-bit CMOS dynamic RAMs and 8PCS 1M-bit CMOS dynamic RAMs.

The physical specification and electrical specification of the DWF800SYD0 conform to PCMCIA/JEIDA DRAM CARD and its features are as follows.

- (1) Size of the card: 85.6 \times 54.0 \times 3.3 mm
- (2) Connection by 88-pin connector
- (3) Includes a by pass capacitor for noise reduction in the card.
- (4) Buffers provided for all input signals except RAS
- (5) Delayed write mode and read modify mode are not available.
- (6) Fast page mode is available.
- (7) RAS-only refresh and CAS-before-RAS refresh are possible.
- (8) Refresh cycle
Decentralized refresh : 1024 cycles/128 ms
Centralized refresh : 1024 cycles/64 ms

3. EXPLANATION OF PINS

- 1) A0 - A9
Address lines.
These lines are connected to all DRAMs through buffers.
Fix unused addresses to "H" level or "L" level.
- 2) DQ0 - DQ35
Data lines.
Each line consists of 36 bits in 8-bit units plus a parity bit.
Each signal is directly connected to DRAMs.

- 3) $\overline{\text{WE}}$
Write Enable (LOW Active)

- 4) $\overline{\text{RAS0}} - \overline{\text{RAS3}}$
ROW address strobe signals (LOW Active)
Four banks consisting of 18 bits each are controlled by 4 signals.
Except between early write cycle and refresh cycle, don't make both $\overline{\text{RAS0}}$ and $\overline{\text{RAS1}}$ or both $\overline{\text{RAS2}}$ and $\overline{\text{RAS3}}$ active at the same time to avoid data bus collision.

- 5) $\overline{\text{CAS0}} - \overline{\text{CAS3}}$
Column address strobe signals (LOW Active)
Four blocks consisting of 9 bits each are controlled by 4 signals.
The relationship between signals and blocks is as follows.
 $\overline{\text{CAS0}} \dots \text{DQ0} - \text{DQ8}$, $\overline{\text{CAS1}} \dots \text{DQ9} - \text{DQ17}$
 $\overline{\text{CAS2}} \dots \text{DQ18} - \text{DQ26}$, $\overline{\text{CAS3}} \dots \text{DQ27} - \text{DQ35}$

- 6) PD1 - PD8
Presence detect pins
These pins represent card configuration information. The relationship between pins and information is as follows.
PD1, PD2, PD3, PD4 Device configuration
PD5 Number of banks
PD6, PD7 Access time
PD8 Refresh time

- 7) VCC
Supply voltage: +5 V $\pm 5\%$

- 8) VSS
Ground
All voltages are based on this pin.

- 9) NC
No connect

4. ELECTRICAL CHARACTERISTICS

4-1. Maximum Rating

Description	Rating	Unit	Remarks
Signal Voltage	-0.5 ~ V _{CC} +0.5	V	Under 6 V
Supply Voltage	-0.5 ~ +6.0	V	
Output Short-circuit Current	50	mA	
Power Dissipation		W	
Operating Temperature	0 ~ +55	°C	
Storage Temperature	-20 ~ +65	°C	

4-2. Recommended Operating Conditions

Description		Symbol	Min	Typ	Max	Unit
Supply Voltage		V _{CC}	4.75	5.0	5.25	V
Input Voltage (HIGH Level)	RAS, I/O	V _{IH}	2.4	—	V _{CC} +0.5	V
	Others	V _{IH}	V _{CC} ×0.7	—	V _{CC} +0.5	V
Input Voltage (LOW Level)	RAS, I/O	V _{IL}	-0.5	—	0.8	V
	Others	V _{IL}	-0.5	—	0.8	V

4-3. DC Electrical Characteristics (Ta = 0 ~ 50°C, VCC = 5 V ±5%)

Descripton	Symbol	Min	Typ	Max	Unit	Measuring Conditions
Operating Current	I _{CC1}	—	650	1000	mA	$\overline{\text{RAS}}, \text{CAS}=\text{cycling}$ $t_{\text{RC}}=\text{min}$
Standby Current	I _{CC2}	—	2	4	mA	$\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{WE}}=$ $\text{VCC}-0.5\text{V}$ I _{OUT} =0mA Address=0.5V or VCC-0.5V
Standby Current	I _{CC3}	—	2	4	mA	$\overline{\text{RAS}}=\overline{\text{WE}}=\text{VCC}-0.5\text{V}$ CAS=0.5V, I _{OUT} =0mA Address=0.5V or VCC-0.5V
$\overline{\text{RAS}}$ -only Refresh Current	I _{CC4}	—	1000	2000	mA	$t_{\text{RC}}=160\text{ns}$
CAS-before- $\overline{\text{RAS}}$ Refresh Current	I _{CC5}	—	1000	2000	mA	$t_{\text{RC}}=160\text{ns}$
Fast Page Mode Current	I _{CC6}	—	—	1000	mA	$\overline{\text{RAS}}=\text{VIL}$, $t_{\text{PC}}=55\text{ns}$ CAS=cycling
Input Leakage Current	I _{LI}	-60	—	60	μA	$0 \leq V_{\text{in}} \leq 6\text{V}$
Output Leakage Current	I _{LO}	-60	—	60	μA	$0 \leq V_{\text{in}} \leq 6\text{V}$ Dout=Disable
Output Voltage (HIGH Level)	V _{OH}	2.4	—	V _{CC}	V	I _{out} =-5mA
Output Voltage (LOW Level)	V _{OL}	0	—	0.4	V	I _{out} =4.2mA

- Notes:
1. I_{CC} is determined by the output load condition when a device is selected. I_{CC} MAX is defined as I_{CC} in the output open condition.
 2. When $\overline{\text{RAS}} = \text{VIL}$, address switching must be performed once or less.
 3. When $\overline{\text{CAS}} = \text{VIH}$, address switching must be performed once or less.
 4. $\text{VCC} - 0.2 \leq \text{VIH} \leq \text{VCC}$ and $0 \text{ V} \leq \text{VIL} \leq 0.2 \text{ V}$

4-4. Capacitance

Description	Symbol	Min	Typ	Max	Unit	Notes
Address	C0	—	—	20	pF	1, 2
RAS	C1	—	—	60	pF	1, 2
CAS, WE	C2	—	—	20	pF	1, 2
Data	C3	—	—	45	pF	1, 2, 3

Address : A0 ~ A9
 RAS : $\overline{\text{RAS0}} \sim \overline{\text{RAS3}}$
 CAS, WE : $\overline{\text{CAS0}} \sim \overline{\text{CAS3}}$, $\overline{\text{WE}}$
 Data : DQ0 ~ DQ35

- Notes:
1. This value is not a guaranty value but a sample value.
 2. 25°C, f = 1 MHz, $\overline{\text{VCC}} = 0 \text{ V}$
 3. Value measured at $\overline{\text{CAS}} = \text{VIH}$ in order to disable DOUT.

4-5. AC Electrical Characteristics**Read, Write, Refresh (Common Parameters) ($T_a = 0 \sim 50^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$)**

Description	Symbol	Min	Max	Unit	Note
Random read/write time	t _{RC}	160	—	ns	
RAS precharge time	t _{RP}	70	—	ns	
RAS pulse width	t _{RAS}	80	10000	ns	
CAS pulse width	t _{CAS}	25	10000	ns	
Row address set-up time	t _{ASR}	7	—	ns	
Row address hold time	t _{RAH}	12	—	ns	
Column address set-up time	t _{ASC}	0	—	ns	
Column address hold time	t _{CAH}	20	—	ns	
RAS/CAS delay time	t _{RCD}	22	48	ns	8
RAS/column address delay time	t _{RAD}	17	33	ns	9
RAS hold time	t _{RSH}	32	—	ns	
CAS hold time	t _{CSH}	80	—	ns	
CAS/RAS precharge time	t _{CRP}	17	—	ns	
CAS delay time from data input	t _{DZC}	0	—	ns	
Transition time	t _T	3	50	ns	7
Refresh cycle	t _{REF}	—	128	ms	16

Read Cycle ($T_a = 0 \sim 50^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$)

Description	Symbol	Min	Max	Unit	Note
Access time from $\overline{\text{RAS}}$	t _{RAC}	—	80	ns	2, 3
Access time from $\overline{\text{CAS}}$	t _{CAC}	—	32	ns	3, 4, 13
Access time form address	t _{AA}	—	47	ns	3, 5, 13
Read command set-up time	t _{RCS}	0	—	ns	
Read command hold time (for $\overline{\text{CAS}}$)	t _{RCH}	0	—	ns	15
Read command hold time (for $\overline{\text{RAS}}$)	t _{RRH}	10	—	ns	15
Column address RAS read time	t _{RAL}	47	—	ns	
Output buffer turn-off time	t _{OFF}	0	27	ns	6
CAS data input delay time	t _{CDD}	27	—	ns	

Write Cycle ($T_a = 0 \sim 50^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$)

Descripton	Symbol	Min	Max	Unit	Note
Write command set-up time	t _{WCS}	0	—	ns	10
Write command hold time	t _{WCH}	20	—	ns	
Data input set-up time	t _{DS}	0	—	ns	11
Data input hold time	t _{DH}	27	—	ns	11

Refresh Cycle (Ta = 0 ~ 50°C, VCC = 5 V ±5%)

Descripton	Symbol	Min	Max	Unit	Note
CAS set-up time (CAS-before-RAS refresh cycle)	tCSR	17	—	ns	
CAS hold time (CAS-before-RAS refresh cycle)	tCHR	20	—	ns	
RAS precharge CAS hold time	trPC	10	—	ns	
Normal mode CAS precharge time	tCPN	—	—	ns	


Fast Page Mode Cycle (Ta = 0 ~ 50°C, VCC = 5 V ±5%)

Description	Symbol	Min	Max	Unit	Note
Fast page mode cycle	tPC	55	—	ns	
Fast page mode CAS Precharge time	tCP	10	—	ns	
Fast page mode RAS pulse width	trASC	—	100000	ns	12
Access time from CAS precharge	tACP	—	57	ns	3, 13
RAS hold time from CAS precharge	trHCP	57	—	ns	

Notes on AC Electrical Characteristics


1. $t_T = 5 \text{ ns}$ for AC measurement.
2. $t_{RCD} \leq t_{RDC}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
When t_{RCD} or t_{RAD} is larger than the recommended value in this table, t_{RAC} exceeds the specified value.
3. Measurement with a load circuit equivalent to $2 \text{ TTL} + 100 \text{ pF}$.
4. When $t_{RCD} \geq t_{RCD}(\text{MAX})$ and $t_{RAD} \leq t_{RAD}(\text{MAX})$, apply this value.
5. When $t_{RCD} \leq t_{RCD}(\text{MAX})$ and $t_{RAD} \geq t_{RAD}(\text{MAX})$, apply this value.
6. $t_{OFF}(\text{MAX})$ is defined by time for the case where the output reaches the open status and the output voltage level cannot be referenced.
7. $V_{IH}(\text{MIN})$ and $V_{IL}(\text{MAX})$ are measurement timing reference levels of input signals. The transition time is the fall time from V_{IH} to V_{IL} or the reverse rise time.
8. When t_{RCD} is larger than $t_{RCD}(\text{MAX})$, the access time is defined as t_{CAC} .
9. When t_{RAD} is larger than $t_{RAD}(\text{MAX})$, the access time is defined by t_{AA} .
10. When $t_{WCS} \geq t_{WCS}(\text{MIN})$, this cycle becomes an early write cycle. The data pins are in the input status during this cycle. When $t_{WCS} < t_{WCS}(\text{MIN})$, this cycle does not become a write cycle and the data pins are in the output status, so that indefinite data is output.
11. These parameters are applied to the leading edge of $\overline{\text{CAS}}$ in the early write cycle.
12. t_{RASC} is defined by the $\overline{\text{RAS}}$ pulse width of the fast page mode cycle.
13. The access time is defined by the longest among t_{AA} , t_{CAC} and t_{ACP} .
14. Wait for $100 \mu\text{s}$ or more after the power supply is turned on, and add 8 or more initial cycles. Add ordinary $\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle as the initial cycle.
When using an internal refresh counter, the initial cycle is limited to the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.
15. One of t_{RCH} and t_{RRH} should be satisfied.
16. This parameter value is applied to only decentralized refresh.
For centralized refresh, the value becomes 64 ms.


Early Write Cycle




* [hatched box] : Don't care

Refresh Cycle, $\overline{\text{RAS}}$ -only Refresh Cycle




*  : Don't care
 $\overline{\text{WE}}$: Don't care

CAS-before-RAS Refresh Cycle



* [shaded box] :Don't care
 $\overline{WE} : V_{II}$

Fast Page Mode Early Write Cycle



PD PIN ASSIGNMENT

PIN-Name	Connection	Contents
PD1	GND	Device Data 1 M × 4 Parity 1 M × 1
PD2	NC	
PD3	GND	Address Data Row/Column=10/10 Parity Row/Column=10/10
PD4	GND	
PD5	GND	Number of banks ... 2
PD6	NC	*Access time (TRAC)
PD7	GND	80 ns
PD8	NC	Slow refresh

Remarks : The access time is also applicable to 70 ns and 100 ns.

5. PIN ASSIGNMENT

Pin No.	Name	Function	Pin No.	Name	Function
1	GND	Ground	45	GND	Ground
2	DQ0	Data 0	46	DQ18	Data 18
3	DQ1	Data 1	47	DQ19	Data 19
4	DQ2	Data 2	48	DQ20	Data 20
5	DQ3	Data 3	49	DQ21	Data 21
6	DQ4	Data 4	50	DQ22	Data 22
7	DQ5	Data 5	51	DQ23	Data 23
8	DQ6	Data 6	52	DQ24	Data 24
9	Vcc	Power supply (5V)	53	DQ25	Data 25
10	DQ7	Data 7	54	DQ26	Data 26
11	NC	No connect	55	NC	No connect
12	DQ8	Data 8	56	GND	Ground
13	A0	Address 0	57	A1	Address 1
14	A2	Address 2	58	A3	Address 3
15	Vcc	Power supply (5V)	59	A5	Address 5
16	A4	Address 4	60	A7	Address 7
17	NC	No connect	61	A9	Address 9
18	A6	Address 6	62	NC	No connect
19	A8	Address 8	63	GND	Ground
20	NC	No connect	64	NC	No connect
21	NC	No connect	65	<u>RAS1</u>	Row address strobe 1
22	<u>RAS0</u>	Row address strobe 0	66	<u>CAS2</u>	Column address strobe 2
23	<u>CAS0</u>	Column address strobe 0	67	<u>GND</u>	Ground
24	<u>CAS1</u>	Column address strobe 1	68	<u>CAS3</u>	Column address strobe 3
25	NC	No connect	69	<u>RAS3</u>	Row address strobe 3
26	<u>RAS2</u>	Row address strobe 2	70	<u>WE</u>	Write enable
27	Vcc	Power supply (5V)	71	<u>PD1</u>	Presence detect 1
28	<u>PD2</u>	Presence detect 2	72	<u>PD3</u>	Presence detect 3
29	<u>PD4</u>	Presence detect 4	73	<u>GND</u>	Ground
30	<u>PD6</u>	Presence detect 6	74	<u>PD5</u>	Presence detect 5
31	NC	No connect	75	<u>PD7</u>	Presence detect 7
32	NC	No connect	76	<u>PD8</u>	Presence detect 8
33	DQ17	Data 17	77	NC	No connect
34	DQ9	Data 9	78	NC	No connect
35	NC	No connect	79	DQ35	Data 35
36	DQ10	Data 10	80	DQ27	Data 27
37	Vcc	Power supply(5V)	81	DQ28	Data 28
38	DQ11	Data 11	82	DQ29	Data 29
39	DQ12	Data 12	83	DQ30	Data 30
40	DQ13	Data 13	84	DQ31	Data 31
41	DQ14	Data 14	85	DQ32	Data 32
42	DQ15	Data 15	86	DQ33	Data 33
43	DQ16	Data 16	87	DQ34	Data 34
44	GND	Ground	88	GND	Ground

6. Block Diagram

