MN5515

High-Speed Color Conversion LSI

Overview

The MN5515 is a high-speed color conversion processor capable of free conversion among various full-color formats.

It offers a low-cost solution to reproducing colors from various sources in multimedia environments.

Note: This product is manufactured under license from Electronics for Imaging, Inc., holders of US Patent 4,837,722.

Features


- Conformable to ICC standard model
- Real-time conversion of full-color signals using prism interpolation method
- Greater precision in reproducing black with new slant prism interpolation method
- An appropriate management for the system is available by only setting the three-dimensional look-up table in RAM that attaches to the host interface.
- Maximum processing speed (t_{min}): 62.5 ns/pixel
- Maximum operating frequency (f_{max}): 16 MHz
- Data width for pixel input: 8 bits × 3 channels

Applications


- Faithful color reproduction with color scanners, color printers, color copiers, color facsimile machines, and other office electronics equipment
- Color adjustment for television cameras, displays, and other imaging equipment
- High-speed accelerator in color conversion for computer graphics, computer-aided design, and workstation applications
- Differentiating parts by color on automated production lines

- Data width for pixel output: 8 bits × 1 channel
- Host interface bus width: 8 or 10 bits (Switchable at any time during operation)
- Number of memories of 3D-LUT: $9 \times 9 \times 9 = 729$
- Color conversion look-up table output data width (signed): 10 bits
- Choice of built-in prism or slant prism interpolation function by a register
- Auxiliary delay line: 1 bit (10 t pipeline delay)
- Pipeline delay: 10 t (t: 1 GCLK)

■ Pin Assignment



■ Block Diagram



■ Pin Descriptions

Die No	Cumbal	Tuno	1/0	Number	Lovel	Logio	Function description	Domorko
Pin No.	Symbol	Туре	I/O	Number		Logic	Function description	Remarks
14	NCS	Control	I	1	T	L	Chip select	
18	NRE	signals	I	1	T	L	Read enable	
17	NWE	-	I	1	T	L	Write enable	
2 to 13	ADR11 to 0	-	I	12	T	Н	Address bus	
86, 87,	D9 to 0		I/O	10	T	Н	Bidirectional data bus	
90 to 93,								
96 to 99		_						
20	NRST		I	1	T	L	System reset	
19	BNW		I	1	Т		Byte/word select	H/L: Byte/word
56	NYENB		I	1	Т	L	Image output enable	
36	GCLK	Image	I	1	T	Н	Pixel clock	
27 to 34	G7 to 0	I/O	I	8	Т	Н	Pixel input (G)	
38 to 45	R7 to 0	signals	I	8	T	Н	Pixel input (R)	
46 to 53	B7 to 0		I	8	Т	Н	Pixel input (B)	I Ho
64 to 66,	Y7 to 0		О	8	Т	Н	Color conversion	96. 1160
69 to 71,							output data	Estas Hills
73,74								CICIO NISCO
24	VSYNC		I	1	Т	L	Vertical synchroniza-	30,
							tion signal	48
23	HSYNC		I	1	Т	L	Horizontal synchroni-	
							zation signal	
60	VSYNO		0	1	Т	L	Vertical delay	VSYNC output
							synchronization signal	_
59	HSYNO		О	1	Т	L×	Horizontal delay	HSYNC output
						الال	synchronization signal	•
22	FBKI		I	1	Т	0,0	Auxiliary input signal	
61	FBKO		0	1	T	rollo.	Auxiliary output signal	
78 to 82	TEST4 to 0	Miscel-	I	5	T	112	Test signal	Connect these to ground
83	TESTM	laneous	I	10	C		Test signal	Connect this to ground
15, 25,	V_{DD}	Power	I	3/6	all .		+5V	Connect all pins.
37,57,	. DD	supply		V. Silve				
62,67,		FF-3	Mair	Cille				
75,76,								
84,88,		~						
94, 100		1910						
1,16,	V _{SS}	-	I				0V	Connect all pins.
	▼ SS		1					Connect an pins.
21, 26, 35, 58,								
63,68,								
72,77,								
85,89,								
95 T: TTI	C. CMOS		ј. ⊔;~⊾	т	· Lor			
T: TTL	C: CMOS	, f	H: High	I	L: Low			

■ Functional Description

• Color conversion algorithm

This color conversion LSI converts colors using a three-dimensional look-up table and three-dimensional interpolation.

The three-dimensional look-up table holds output values at representative pixel-input. The number of representative output points in the operating mode is shown in the following table.

Number of Representative Points in Three-Dimensional Look-Up Table

	Prism Interpolation	Slant Prism Interpolation		
222 1	000 720	$9 \times 9 \times 9 = 729$ (MN5515 configuration)		
333 mode	$9 \times 9 \times 9 = 729$	$11 \times 11 \times 9 = 1089$ (if lattice points extrapolation does not used)		

For slant prism interpolation, the MN5515 uses the same 729 points that it uses for prism interpolation so as to support lattice point extrapolation. It derives its output image data with three-dimensional interpolation based on the data for the six lattice points by prism or slant prism interpolation method that depends on the input image data.

1. Prism interpolation method

Figure 1 illustrates the procedure that the color conversion LSI applies to produce prism interpolation.




Figure 1 Principle of Operation for Color Conversion LSI

Figure 2 illustrates the prism interpolation algorithm itself. Point o represents the position of the input data in the coordinate space; points a, b, c, e, f, and g, the six lattices points specified by the upper bits in the data; D(a), D(b), D(c), D(e), D(f), and D(g), the data values for these lattice points. The line mn is the perpendicular joining the two parallel prism faces and passing through point o. The output data D(o) is derived from the following linear interpolation calculation with weighting coefficients based on these 6 data and the lower bits of the input data.

```
If RL \ge BL D(o)=D(m)+(D(n)-D(m))GL/L \qquad (Note: L \text{ is a unit distance between lattice points}) where, D(m)=D(a)+(D(b)-D(a))RL/L+(D(c)-D(b))BL/L D(n)=D(e)+(D(f)-D(e))RL/L+(D(g)-D(f))BL/L If RL < BL D(o)=D(m)+(D(n)-D(m))GL/L where, D(m)=D(a)+(D(c)-D(d))RL/L+(D(d)-D(a))BL/L D(n)=D(e)+(D(g)-D(h))RL/L+(D(h)-D(e))BL/L
```




Figure 2 Prism Interpolation Algorithm

2. Slant prism interpolation method
Figure 3 illustrates the procedure that the color conversion LSI applies to produce slant prism interpolation.




Figure 3 Principle of Color Conversion LSI Operation

Figure 4 illustrates the slant prism interpolation algorithm itself. Point o represents the position of the input data in the coordinate space; points a, b, c, e, f, and g, the six lattices points specified by the upper bits in the data; D(a), D(b), D(c), D(e), D(f), and D(g), the output values for these lattice points. The line mn is parallel to the slant-prism axis (a–e) and passing through point o. The output data D(o) is derived from the following linear interpolation calculation with weighting coefficients based on these 6 data and the lower bits of the input data.

```
\begin{split} & \text{If } (RL\text{-}GL) \geq (BL\text{-}GL) \\ & D(o) = D(m) + (D(n) - D(m))GL/L \qquad (\text{Note: L is the lattice spacing}) \\ & \text{where,} \\ & D(m) = D(a) + (D(b) - D(a))(RL\text{-}GL)/L + (D(c) - D(b))(BL\text{-}GL)/L \\ & D(n) = D(e) + (D(f) - D(e))(RL\text{-}GL)/L + (D(g) - D(f))(BL\text{-}GL)/L \\ & \text{If } (RL\text{-}GL) < (BL\text{-}GL) \\ & D(o) = D(m) + (D(n) - D(m))GL/L \\ & \text{where,} \\ & D(m) = D(a) + (D(c) - D(d))(RL\text{-}GL)/L + (D(d) - D(a))(BL\text{-}GL)/L \\ & D(n) = D(e) + (D(g) - D(h))(RL\text{-}GL)/L + (D(h) - D(e))(BL\text{-}GL)/L \end{split}
```

If (RL-GL), (BL-GL) in the above derivation is negative, anticipated origin correction automatically ensures that they are positive by adding L: (RL-GL)+L, (BL-GL)+L.




Figure 4 Slant Prism Interpolation Algorithm

3. Interpolation precision

The MN5515 uses signed integer arithmetic for all internal processing. The entries in the color conversion table are signed 10-bit integers (–512 to 511); the weighting coefficients for interpolation, unsigned 5-bit integers (0 to 31). To minimize rounding errors during internal processing and reduce arithmetic errors in the output, the LSI uses enhanced bit for internal arithmetic.

The following table gives the error, δ , between the output value and the calculated value for the each modes of the MN5515.

Error, δ, between Output Value and Calculated Value for Color Conversion LSI

	Output Magnification of 1	Output Magnification of 1/2	Output Magnification of 1/4
Half compression mode	-1 LSB $\leq \delta \leq 0$	-1 LSB $\leq \delta \leq 0$	-1 LSB $\leq \delta \leq 0$
Standard mode	-1 LSB $\leq \delta \leq 0$	-1 LSB $\leq \delta \leq 0$	-1 LSB $\leq \delta \leq 0$

4. Internal structure of three-dimensional look-up table

The three-dimensional look-up table is stored in six RAM chips (CRAM: M0 to M5). The following formulas derive CRAM number, Mi, and byte address, Ai, from the three-dimensional look-up table indices, Xi, Yi, and Zi.

$$Mi=(Xi+Yi)\%3+(Zi\%2)\times3$$

 $Ai=\{Xi/3+Yi\times C1+(Zi/2)\times C2\}\times2$

Note: The Xi/3 indicate integer division discarding any remainder.

The percent signs indicate the modulo operator. C1 gives the maximum number of lattice points along the x-axis in groups of three because the memory is distributed among three RAM chips along the x-axis. C2 is the maximum value, in groups of three, for coordinate pairs for a single x-y plane.

This indexing scheme maps the R input to the x-axis, the B input to the y-axis, and the G input to the z-axis. Write the lattice point data to the CRAM chips in the following order: x-axis data, y-axis data, and z-axis data. The following table gives the values for C1 and C2.

	C1	C2
333 mode	3	$27(3\times9)$

The same three-dimensional look-up table data are used for both the prism and slant prism algorithms.

■ Absolute Maximum Ratings

 $V_{SS}=0V$

Parameter	Symbol	Ratings	Unit
Power supply voltage	$V_{ m DD}$	-0.3 to + 7.0	V
Input pin voltage	V _I	$-0.3 \text{ to V}_{DD} + 0.3$	V
Output pin voltage	Vo	$-0.3 \text{ to V}_{DD} + 0.3$	V
Output current *1	I _{OL}	+12	mA
Output current *1	I_{OH}	-12	mA
Power dissipation	P_{D}	500	mW
Operating temperature	$T_{ m opr}$	-40 to +70	°C
Storage temperature	T _{stg}	−55 to +150	°C

Note*1: For pins with output current capacities other than the standard values, see the peak output current in Electrical Characteristics below.

Note: The above ratings represent the maximum values that may be applied without damaging the chip, not the limits for guaranteed operation.

■ Recommended Operating Conditions

 $V_{SS}=0V$

Parameter	Symbol	Conditions	min	typ	max	Unit
Power supply voltage	V_{DD}		4.75	5.0	5.25	V
Rise time	t _r	CALA	0	NICT. K	150	ns
Fall time	$t_{\rm f}$		0	6,00,160	150	ns
Ambient temperature	Ta		0 (0)	· Jilli	70	°C

■ Input/Output Capacitance

Item	Symbol	Conditions min	typ	max	Unit
Input pins	C _{IN}	$V_{DD}=V_{I}=0V$	7	15	pF
Output pins	C _{OUT}	f=1MHz, Ta=25°C	7	15	pF
I/O pins	C _{I/O}	timus aname	7	15	pF

■ Electrical Characteristics

 $V_{DD}\!\!=\!\!4.75$ to 5.25V, $V_{SS}\!\!=\!\!0.00$ V, $f_{TEST}\!\!=\!\!16MHz$, Ta=0 to $70^{\circ}C$

Parameter	Symbol	Conditions	min	typ	max	Unit
Quiescent supply	I_{DDS}	V_{I} (pull-up) = open			620	μΑ
current		V_{I} (pull-down) = open				
		Other input pins and I/O pins				
		in the high-impedance state				
		are all simultaneously				
		connected to either the V _{SS}				
		or V _{DD} level.				
Operating supply	I_{DDO}	V _I =V _{DD} or V _{SS}		40.0	80.0	mA
current		f=16.0MHz				
		V _{DD} =5.0V Outputs open				
CMOS level input, with	pull-down	resistor: TESTM				
"H" level input voltage	V _{IH2}		$V_{DD} \times 0.7$		V_{DD}	V
"L" level input voltage	V_{IL2}		0		$V_{DD} \times 0.3$	V
Pull-down resistance	R _{PD1}	$V_{I}=V_{DD}$	12	30	75	Ω
		V _{DD} =5.0V			162, OU	
Input leakage current	I_{LIPD}	$V_{I}=V_{SS}$			±20	μΑ
TTL level input: B0 to B	7, G0 to G	7, R0 to R7, ADR0 to ADR11, E	NW, NCS,	NRE, NWI	E, GCLK, TE	ST3, TEST4,
HSYN	C, NYENB	, VSYNC				
"H" level input voltage	V _{IH1}		2.0	in tilly.	V_{DD}	V
"L" level input voltage	V_{IL1}		00	$C_{O_{I,i}}$	0.8	V
Input leakage current	I_{LI}	$V_{I}=V_{DD}$ or V_{SS}	1104/11, 90		±10	μΑ
TTL level (Schmitt) inpu	it, with pul	l-up resistor: NRST				
Input threshold voltage	V _{tHL}	V _{DD} =4.75 to 5.25V	60,	1.8	2.4	V
	V_{tLH}	(80)11/08/	0.4	1.0		
Hysteresis width	ΔV_{tt}	V _{DD} =5.0V	0.4	0.8		V
Pull-up resistance	R _{PU1}	V _I =0.0V	12	30	75	kΩ
		V _{DD} =5.0V				
Input leakage current	I_{LIPU}	$V_{I}=V_{DD}$			±20	μΑ
TTL level input, with pu	ll-up resist	or: FBKI				
"H" level input voltage	V _{IH1}		2.0		V _{DD}	V
"L" level input voltage	V _{IL1}		0		0.8	V
Pull-up resistance	R _{PU1}	V _I =0.0V	12	30	75	kΩ
	B	V _{DD} =5.0V				
Input leakage current	I_{LIPU}	$V_{I}=V_{DD}$			±20	μA

■ Electrical Characteristics (continued)


 $V_{DD}\!\!=\!\!4.75$ to 5.25V, $V_{SS}\!\!=\!\!0.00$ V, $f_{TEST}\!\!=\!\!16MHz$, Ta=0 to $70^{\circ}C$

1 DD-1175 to 5.25 1, 1	55-0.00 ,	TEST-TOWITZ, Ta-0 to 70 C				
Parameter	Symbol	Conditions	min	typ	max	Unit
TTL level input, with pul	ll-down res	sistor: TEST0 to TEST2				
"H" level input voltage	V _{IHL}		2.0		V _{DD}	V
"L" level input voltage	V _{IL1}		0		0.8	V
Pull-down resistance	R _{PD1}	$V_{I}=V_{DD}$	12	30	75	kΩ
		$V_{DD}=5.0V$				
Input leakage current	I_{LIPD}	$V_{\rm I} = V_{\rm SS}$			±20	μΑ
Push-pull outputs: FBKC), HSYNC	O, VSYNCO				
"H" level output voltage	V _{OH}	I _O =- 4.0mA	V _{DD} - 0.6			V
		V _I =V _{DD} or V _{SS}				
"L" level output voltage	V _{OL}	I _O =12.0mA			0.4	V
	-	V _I =V _{DD} or V _{SS}				
Peak output current	I_{OH}	Maximum permissible rating	- 12			mA
	(Peak)	(not guaranteed operating value)				
Peak output current	I _{OL}	Maximum permissible rating			36	mA
	(Peak)	(not guaranteed operating value)			162101	
Tristate outputs: Y0 to Y	7			. 40	The giso	
"H" level output voltage	V _{OH}	I _O =- 4.0mA	V _{DD} - 0.6	(C)	1000.	V
	On	V _I =V _{DD} or V _{SS}	DD	0,000,04	3	
"L" level output voltage	V _{OL}	I _O =12.0mA			0.4	V
1 0	♦ OE	$V_{I}=V_{DD}$ or V_{SS}	100	colli		
Output leakage current	I_{LO}	V _O =high-impedance state	1041113	2	±10	μΑ
		V _I =V _{DD} or V _{SS}	Olla sules			·
		$V_{O} = V_{DD}$ or V_{SS}	~6,			
Peak output current	I_{OH}	Maximum permissible rating	-12			mA
	(Peak)	(not guaranteed operating value)				
Peak output current	I _{OL}	Maximum permissible rating			36	mA
	(Peak)	(not guaranteed operating value)				
TTL level I/O: D0 to D9		UCEL ME.				
"H" level input voltage	$V_{\rm IH1}$	Well of Ce	2.0		V _{DD}	V
"L" level input voltage	V _{IL1}	W. F. C.L.O.	0		0.8	V
"H" level output voltage		I ₀ =- 2.0mA	V _{DD} - 0.6			V
	~6g	$V_I = V_{DD}$ or V_{SS}				
"L" level output voltage	V _{OL}	I _O =4.0mA			0.4	V
		$V_I = V_{DD}$ or V_{SS}				
Output leakage current	I_{LO}	V _O =high-impedance state			±10	μΑ
		$V_{I}=V_{DD}$ or V_{SS}				
		$V_O = V_{DD}$ or V_{SS}				
Peak output current	I_{OH}	Maximum permissible rating	- 6			mA
	(Peak)	(not guaranteed operating value)				
Peak output current	I _{OL}	Maximum permissible rating			12	mA
	(Peak)	(not guaranteed operating value)				


■ Timing Specifications

Conditions: Ta=0 to 70°C, V_{DD} =5V±5%, V_{ith} =1.3V, V_{OTH} =1.3V, Output load = 75pF

(1) Pixel clock, pixel inputs, synchronization inputs, auxiliary input



(2) Pixel clock, pixel outputs, synchronization outputs, auxiliary output




(3) Reset



Item		Symbol	Tim	ing specifications	(ns)
		Symbol	min	typ	max
GCLK clock frequency		t_{gc}	62.5		
GCLK "H" interval	1/3	t _{gch}	30		
GCLK "L" interval	4	t _{gcl}	30		
GCLK setup time	60	t _{gcs}	10		
GCLK hold time	10/3/	t _{gcho}	5		
Output delay time		t _d	5		50
NRSTL interval		t _{nrl}	25		


■ Timing Specifications (continued)

Conditions: Ta=0 to 70°C, V_{DD} =5V±5%, V_{ith} =1.3V, V_{OTH} =1.3V, Output load = 75pF



Item	Symbol	Timing specifications (ns)				
	Symbol	min	typ	max		
Write cycle time	t _{WC}	45				
Address setup time	t _{AS}	9	chilly od.			
Write pulse width	t_{WP}	18	19000014			
Address hold time	$t_{ m WR}$	9	"Le rialie			
Input data setup time	t_{DW}	18	De Olla			
Input data hold time	t _{DH}	8 11111	glis			

The write operation proceeds when both NCS and NWE are asserted.




■ Timing Specifications (continued)

Conditions: Ta=0 to 70°C, V_{DD} =5V±5%, V_{ith} =1.3V, V_{OTH} =1.3V, Output load = 75pF

Item	Cumbal	Timing specifications (ns)				
	Symbol	min	typ	max		
Read cycle time	t_{RC}	68				
NRE access time	t _{OE}	8		40		
Address setup time	t _{AS}	20				
Read pulse width	t_{RP}	40				
Address hold time	t_{WR}	8				
Output data hold time	t _{HZ}	5		35		

The read operation proceeds when both NCS and NRE are asserted.


(6) Pixel data timing chart (GCLK, HSYNC, G, R, B, Y, HSYNCO)



■ Application Block Diagrams

Digital Video Equipment

Color corrector




Key functions:


- Adjusting Cr and Cb
- Color masking: FV conversion
- White balance: Color temperature conversion

Color Printers and Scanners


Laser printer



• Ink jet printer



Color scanner




Key functions:

- Adjusting color saturation and color hue
- Color management to maintain consistency between original image, printer, and CRT display
- Color-space conversion between RGB, CMY, XYZ, LAB, etc.

■ Package Dimensions (Unit: mm)

QFP100-P-1818



Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products, and no license is granted under any intellectual property right or other right owned by our company or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).

 Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
- Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.