

High Voltage PIN Diode Driver

Ordering Information

	Package			
Device	20 Pin Ceramic DIP 28 Pin Ceramic J-Lea			
HV3622	HV3622C	HV3622DJ		

Features

☐ Processed with HVCMOS® technology
$\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
☐ DMOS output voltage up to 220V
☐ Low power level shifting – 5V to 220V
☐ Source current 10mA
☐ Output fault detection
☐ Latched data output

Absolute Maximum Ratings

Supply Voltage, V _{CC}	-0.5V to +7.0V
Logic Input Voltage	-0.3V to VCC + 0.3V
Supply Voltage V _{LL}	-5.0V
Supply Voltage V _{PP}	+230V
Max Power Dissipation	W8.0
Junction Temperature	+150 °C
Storage Temperature Range	-65 °C to +150 °C
Operating Temperature Range	-55 °C to +125 °C
Lead Soldering Temperature for 10 Second	ds +300 °C

General Description


The HV3622 is a monolithic high-voltage quad-output driver that is designed to be used in conjunction with the Supertex VN2222NC,* a separate N-channel DMOS FET quad array, whose device characterics are briefly described below. Together, these devices perform a 220V push-pull function that is especially suited for driving

PIN diodes in applications such as frequency-hopping radios, microwave communication systems and phased array radar.

Used as a microwave or RF switch, the HV3622 has 4 high-voltage P-channel outputs: $\mathrm{PD}_{\mathrm{o}},\,\mathrm{PD}_{\mathrm{1}},\,\mathrm{PD}_{\mathrm{2}}$ and $\mathrm{PD}_{\mathrm{3}}.\,\mathrm{Additional}$ controls are Chip Select ($\overline{\mathrm{CS}}$) and Output Enable ($\overline{\mathrm{OE}}$) functions. The HV3622 also has an output fault detection function that protects the outputs from damage by putting them into a high impedance state when a short is detected. The HV3622 provides 4 low-voltage outputs— $\mathrm{DRV}_{\mathrm{o}},\,\mathrm{DRV}_{\mathrm{1}},\,\mathrm{DRV}_{\mathrm{2}}\,\mathrm{and}\,\mathrm{DRV}_{\mathrm{3}}$ —that drive the gates of the 4 N-channel FETs in the VN2222NC device. See the diagram below for an example of the push-pull output structure that these two devices provide.

For detailed electrical characteristics of the VN2222NC, please see the data sheet in Chapter 8. Currently, the HV3622 is only available in through-hole and surface-mount ceramic packages that are suitable for military applications, while the VN22NC is offered in both ceramic quad and discrete packages. For commercial product availability, please consult the factory.

Push-Pull Configuration



^{*} VN2222NC is an N-channel DMOS FET quad array recommended for use in conjunction with HV36 outputs to form four 220V push-pull outputs. Each of the four devices has a max $R_{DS(ON)}$ of 1.25 Ω , min $I_{D(ON)}$ of 5.0 amps, and BV_{DSS} of 220V.

Electrical Characteristics (over recommended operating conditions unless noted) **DC Characteristics**

Symbol	Parameter	Min	Max	Units	Conditions
I _{ccq}	Maximum Quiescent V _{CC} Supply Current		1.0	mA	V _{CC} = 5.5V All ouputs open
I _{LLQ}	Maximum Quiescent V _{LL} Supply Current		4.0	mA	V _{LL} = -3.5V D _{RV(N)} high or low
I _{PPQ}	Maximum Quiescent V _{PP} Supply Current		100	μΑ	$V_{PP} = 220V P_{D(N)} high or low$
I _{IH}	High-level logic current		10	μА	H = V _{CC}
I _{IL}	Low-level logic current		10	μА	L = 0V
V _{FH}	Minimum high-level logic output voltage (fault detect)	4.4		V	$V_{CC} = 4.5V, I_{OH} = 20\mu A$
V _{FL}	Maximum Iow-level logic output voltage (fault detect)		0.1	V	$V_{CC} = 5.5V, I_{OL} = -20\mu A$
V_{DH}	Minimum P _{D(N)} high-level output voltage	198		V	$V_{PP} = 203V, I_{OH} = 10mA$
V _{DH}	Minimum P _{D(N)} high-level output voltage	92.5		٧	$V_{PP} = 100V, V_{DH} = 10mA$
V _{DH}	Minimum D _{RV(N)} high-level output voltage	4		٧	$V_{CC} = 4.5V, I_{DH} = 100\mu A$
V _{DL}	Maximum D _{RV(N)} low-output voltage		-2.3	V	$V_{LL} = -2.5V$, $I_{DL} = -500\mu A$
V _{TH(min)}	Minimum fault threshold for $P_{D(N)}$ output high	0.5 x V _{PP} fault		V	$P_{D(N)} = HIGH, \overline{OE} = V_{CC}$
$V_{TH(max)}$	Maximum fault threshold for $P_{D(N)}$ output high	0.85 x V _{PP} fault		V	$P_{D(N)} = HIGH, \overline{OE} = V_{CC}$
V _{TL(min)}	Minimum fault threshold for P _{D(N)} output Hi-Z	$V_{(PDN)} = 0V$		V	$P_{D(N)} = Hi-Z, \overline{OE} = V_{CC}$
V _{TL(max)}	Maximum fault threshold for P _{D(N)} output Hi-Z		V _(PDN) = 25	٧	$P_{D(N)} = Hi-Z, \overline{OE} = V_{CC}$

AC Characteristics (over recommended operating conditions unless noted)

Symbol	Parameter	Min	Max	Units	Conditions
t _{wcs}	Minimum CS pulse to latch data	100		nSEC	V _{CC} = 4.5V, ENA = 0V
t _{WENA}	Minimum ENA pulse width to latch data	100		nSEC	V_{CC} = 4.5V, \overline{CS} = 0V
two∈	OE pulse width	10	50	μS	V_{CC} = 4.5V, \overline{OE} = 0V, V_{PP} = 220V $P_{D(N)}$ LOAD = 20K to GND
		16	50	μS	$V_{PP} = 220V$, $P_{D(N)} LOAD = 20K$ and 1500pF to GND
		40	50	μS	$V_{PP} = 100V,$ $P_{D(N)}LOAD = 20K$ and 1500pF to GND
П	Input transition rise and fall times	0	200	nSEC	V _{CC} = 4.5V
T _{SU1}	Minimum set-up time D _N and CS to ENA	150		nSEC	V _{CC} = 4.5V
T _{SU2}	Minimum set-up time ENA to OE falling edge	150		nSEC	V _{CC} = 4.5V
TH	Minimum hold time	5		nSEC	V _{CC} = 4.5V
CIN	Maximum input capacitance		10	pF	Not tested, reference only
то	P _{D(N)} transition time from \overline{OE} low to P _{D(N)} high/low	1	15	μS	$V_{PP} = 220V$ $P_{D(N)}$ output loaded by 20K ohms & 1500pF to GND
			40	μS	V _{PP} = 100V, P _{D(N)} output loaded by 20K ohms & 1500pF to GND

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Logic Supply Voltage	4.5	5.5	V
V _{IN}	DC Logic Input Voltage	0	V _{cc}	V
V _{LL}	V _{LL} Supply Voltage	-3.5	-2.5	V
V _{PP}	V _{PP} Supply Voltage	100	220	V
IP _{D(N)} H	High-State Continuous P _{D(N)} Source Current		10	mA
T _A	Ambient Operating Temp	-55	+125	°C
CL	D _{RV(N)} Load Capacitance	0	0.006	μF

Notes:

- 1. V_{ee} rise time (dv/dt) should be less than 50V/ μ S.
- 2. Power-up sequence should be the following:
 - A) Connect ground;
 - B) Apply V_{PP};
 - C) Apply V_{nn};
 - D) Apply V_{II};
 - E) Set all inputs to a known state. Power-down sequence should be the reverse of the above.


Function Table

Input					Out	put		
cs	ENA	ŌĒ	Data D _(N)	V _{TH} Level ²	Internal Latch Q(N)	P _{D(N)}	D _{RV(N)}	Fault
Н	Х	Н	Х	Pass	Previous State	Previous State	Previous State	VFH
Х	Н	Н	Х	Pass	Previous State	Previous State	Previous State	VFH
L	L	Н	Н	Pass	Set	Previous State	Previous State	VFH
L	L	Н	L	Pass	Reset	Previous State	Previous State	VFH
L	L	H>L	Н	P/F	Set	VDH	VDL	VFH
L	L	H>L	L	P/F	Reset	HI-Z	VDH	VFH
Н	Х	H>L	Х		Previous State			
				P/F	Set	VDH	VDL	VFH
				P/F	Reset	HI-Z	VDH	VFH
Х	Н	H>L	Х		Previous State			
				Pass	Set	VDH	VDL	VFH
				Pass	Reset	HI-Z	VDH	VFH
Х	Х	Н	Х	Fail	_	HI-Z	VDL	VFL
(At Power	Up)	1	<u> </u>	ı		I		
Х	Х	Х	Х	P/F	Set	VDH	VDL	VFH

Notes

- 1. X indicates "Don't Care" input state (L or H).
- 2. The output threshold is internally tested for each $P_{D(N)}$ output; the pass condition occurs when $\overline{OE} = H$ and:
 - A) $P_{D(N)}$ driving high with output > $V_{TH~(MAX)}$, or may occurs if $P_{D(N)}$ driving high and output > $V_{TH~(MIN)}$ and < $V_{TL~(MAX)}$. OR
 - B) $P_{D(N)}$ driving Low with output $< V_{TH~(MIN)}$, or may occur if $P_{D(N)}$ driving low and output $< V_{TH~(MAX)}$ and $< V_{TL~(MIN)}$. The fail condition occurs when $\overline{OE} = H$ and conditions for "pass" are not satisfied.
- 3. Fault output = V_{FL} indicates a fault has been detected in at least one of the P_{D(N)} output loads when $\overline{OE} = H$. All other outputs shall function normally when a fault condition has been detected for one of the outputs. The Fault output shall remain in the low state, regardless of the state of the output which initiated the fault status, until the next falling edge of \overline{OE} . Whenever $\overline{OE} = L$, the Fault output is forced to V_{FH}, and the fault latch is reset. If the fault condition persists, the fault response repeats each time the \overline{OE} input is set to H.
- 4. H>L indicates falling edge (H to L).
- 5. HI-Z indicates no current is sourced to output P_{D(N)}.
- 6. P/F indicates "Pass" or "Fail" fault threshold conditions.

Functional Block Diagram



Timing Diagram

DATA LOW and CS

DATA HIGH

PD(N)

DRIV(N)

Pin Configurations

Package Outline

20 Pin, 300 Mil Wide Package


, +++			
Pin	Function	Pin	Function
1	D_1	11	P_{D0}
2	D_2	12	D_{RV1}
3	D_3	13	D_{RV0}
4	V_{LL}	14	V_{PP}
5	GND	15	V_{CC}
6	D _{RV3}	16	ENA
7	D _{RV2}	17	<u>OE</u>
8	P_{D3}	18	CS
9	P_{D2}	19	Fault
10	P _{D1}	20	Dο

	20
2	19
3	18
4	17
5	16
6	15
7	14
8	13
9	12
10	11

20 Pin, 300 Mil Wide DIP HV3622C

28 Pin, J-Lead Package


Package		
Function	Pin	Function
D_1	15	P_{D1}
D_2	16	P_{D0}
D_3	17	NC
NC	18	D_{RV1}
V_{LL}	19	D_{RV0}
GND	20	NC
NC	21	V_{PP}
D_{RV3}	22	NC
D_RV2	23	V_{CC}
NC	24	ENA
P_{D3}	25	ŌĒ
NC	26	CS
P_{D2}	27	Fault
NC	28	D_0
	Function D1 D2 D3 NC VLL GND NC DRV3 DRV2 NC PD3 NC PD2	Function Pin D1 15 D2 16 D3 17 NC 18 VLL 19 GND 20 NC 21 DRV3 22 DRV2 23 NC 24 PD3 25 NC 26 PD2 27



28 Pin J-Lead Package HV3622DJ

20 Pin, 300 Mil Wide Package

Pin	Function	Pin	Function
1	S	11	S
2	S	12	S
3	S	13	NC
4	G_1	14	D_4
5	G,	15	D_3
6	G₂ G₃	16	D_2
7	G_4	17	$\overline{D_1}$
8	S	18	NC
9	S	19	S
10	S	20	S



20 Pin, 300 Mil Wide DIP **VN2222NC**