
HB56G232 Series

2,097,152-word \times 32-bit High Density Dynamic RAM Module

HITACHI

Description

The HB56G232 is a 2M \times 32 dynamic RAM module, mounted 4 pieces of 16-Mbit DRAM (HM5118160AJ) sealed in SOJ package.

An outline of the HB56G232 is 72-pin single in-line package. Therefore, the HB56G232 makes high density mounting possible without surface mount technology.

The HB56G232 provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ on the module board.

Features


- 72-pin single in-line package
 - Lead pitch: 1.27 mm
- Single 5 V ($\pm 5\%$) supply
- High speed
 - Access time: $t_{RAC} = 70/80$ ns (max)
- Low power dissipation
 - Active mode: 1.7 W/1.5 W (max)
 - Standby mode: 42 mW (max)
- Fast page mode capability
- 1,024 refresh cycle: 16 ms
- 3 variations of refresh
 - \overline{RAS} -only refresh
 - \overline{CAS} -before- \overline{RAS} refresh
 - Hidden refresh
- TTL compatible

HB56G232 Series

Ordering Information

Type No.	Access Time	Package	Contact Pad
HB56G232B-7A	70 ns	72-pin SIP socket type	Gold
HB56G232B-8A	80 ns		
HB56G232SB-7A	70 ns	72-pin SIP socket type	Solder
HB56G232SB-8A	80 ns		

Pin Arrangement



HITACHI

2

Pin Arrangement

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{ss}	19	NC	37	NC	55	DQ11
2	DQ0	20	DQ4	38	NC	56	DQ27
3	DQ16	21	DQ20	39	V _{ss}	57	DQ12
4	DQ1	22	DQ5	40	$\overline{\text{CAS0}}$	58	DQ28
5	DQ17	23	DQ21	41	$\overline{\text{CAS2}}$	59	V _{cc}
6	DQ2	24	DQ6	42	$\overline{\text{CAS3}}$	60	DQ29
7	DQ18	25	DQ22	43	$\overline{\text{CAS1}}$	61	DQ13
8	DQ3	26	DQ7	44	$\overline{\text{RAS0}}$	62	DQ30
9	DQ19	27	DQ23	45	$\overline{\text{RAS1}}$	63	DQ14
10	V _{cc}	28	A7	46	NC	64	DQ31
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ15
12	A0	30	V _{cc}	48	NC	66	NC
13	A1	31	A8	49	DQ8	67	PD1
14	A2	32	A9	50	DQ24	68	PD2
15	A3	33	$\overline{\text{RAS3}}$	51	DQ9	69	PD3
16	A4	34	$\overline{\text{RAS2}}$	52	DQ25	70	PD4
17	A5	35	NC	53	DQ10	71	NC
18	A6	36	NC	54	DQ26	72	V _{ss}

HB56G232 Series


Pin Description

Pin Name	Function
A0 – A9	Address Input
A0 – A9	Refresh Address Input
DQ0 – DQ31	Data-in/Data-out
$\overline{\text{CAS0}} - \overline{\text{CAS3}}$	Column Address Strobe
$\overline{\text{RAS0}} - \overline{\text{RAS3}}$	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
V_{cc}	Power Supply (+5 V)
V_{ss}	Ground
PD1 – PD4	Presence Detect Pin
NC	No Connection

Presence Detect Pin Assignment

Pin No.	Pin Name	Function	
		70 ns	80 ns
67	PD1	NC	NC
68	PD2	NC	NC
69	PD3	V_{ss}	NC
70	PD4	NC	V_{ss}

Block Diagram



HB56G232 Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	Pt	2	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.75	5.0	5.25	V	1
Input high voltage	V_{IH}	2.4	—	5.5	V	1
Input low voltage	V_{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referred to V_{SS} .

HB56G232 Series

DC Characteristics ($T_a = 0$ to 70°C , $V_{CC} = 5\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	HB56G232				Unit	Test Conditions	Notes
		70 ns		80 ns				
		Min	Max	Min	Max			
Operating current	I_{CC1}	—	310	—	270	mA	$t_{RC} = \text{min}$	1, 2
Standby current	I_{CC2}	—	8	—	8	mA	TTL interface $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$ Dout = High-Z	
		—	4	—	4	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z	
RAS-only refresh current	I_{CC3}	—	310	—	270	mA	$t_{RC} = \text{min}$	2
Standby current	I_{CC5}	—	20	—	20	mA	$\overline{\text{RAS}} = V_{IH}, \overline{\text{CAS}} = V_{IL}$ Dout = enable	1
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	I_{CC6}	—	310	—	270	mA	$t_{RC} = \text{min}$	
Fast page mode current	I_{CC7}	—	310	—	270	mA	$t_{PC} = \text{min}$	1, 3
Input leakage current	I_{LI}	-10	10	-10	10	μA	$0\text{ V} \leq V_{in} \leq 7\text{ V}$	
Output leakage current	I_{LO}	-10	10	-10	10	μA	$0\text{ V} \leq V_{out} \leq 7\text{ V}$ Dout = disable	
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = -5 mA	
Output low voltage	V_{OL}	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.

3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	40	pF	1
Input capacitance ($\overline{\text{WE}}$)	C_{I2}	—	48	pF	1
Input capacitance ($\overline{\text{RAS}}$)	C_{I3}	—	27	pF	1
Input capacitance ($\overline{\text{CAS}}$)	C_{I4}	—	34	pF	1
I/O capacitance (DQ0 - 31)	C_{VO}	—	34	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{CAS}} = V_{IH}$ to disable Dout.

HITACHI

7


HB56G232 Series

AC Characteristics


- Refer to the HM5118160A Series data sheet.
- The HB56G232 writes data only in early write cycle ($t_{wCS} \geq t_{wCS}(\text{min})$).
Delayed write cycle is not available ($\overline{\text{OE}}$ pin is fixed to V_{SS}).

Notes on $2\overline{\text{CAS}}$ control

- (1) In one memory cycle, activate both of $2\overline{\text{CAS}}$ s ($\overline{\text{CAS0}}$ and $\overline{\text{CAS1}}$, or $\overline{\text{CAS2}}$ and $\overline{\text{CAS3}}$) or only one of them or neither of them.
- (2) To activate both of $2\overline{\text{CAS}}$ s in an early write cycle or a page mode early write cycle, please keep t_{SKW} (skew between $\overline{\text{CAS0}}$ and $\overline{\text{CAS1}}$, or $\overline{\text{CAS2}}$ and $\overline{\text{CAS3}}$) 5 ns or less.




- (3) If the different $\overline{\text{CAS}}$ s are activated in the consecutive page cycles, t_{UL} the period that both $\overline{\text{CAS}}$ s are high, should be keep t_{CP} spec ($t_{CP}(\text{min}) \leq t_{UL}$).



HB56G232 Series

Physical Outline

Unit: mm/inch



HITACHI