

16M x 1 Bit CMOS Dynamic RAM with Static Column Mode

FEATURES

- Performance range:

	t _{RAC}	t _{CAC}	t _{RC}
KM41C16002A/AL/ALL/ASL-5	50ns	13ns	90ns
KM41C16002A/AL/ALL/ASL-6	60ns	15ns	110ns
KM41C16002A/AL/ALL/ASL-7	70ns	20ns	130ns
KM41C16002A/AL/ALL/ASL-8	80ns	20ns	150ns

- Static Column Mode operation
- Self Refresh Operation (LL-ver, only)
- CS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- Fast parallel test mode Capability
- TTL compatible inputs and outputs
- Early write or output enable controlled write
- Single+5.0V ± 10% power supply
- 4096 cycles/64ms refresh (Normal)
- 4096 cycles/128ms refresh (Low power & Self Ref.)
- 4096 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM41C16002A/AL/ALL/ASL is a high speed CMOS 16,777,216 bit x 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM41C16002A/AL/ALL/ASL features Static Column Mode operation which allows high speed random access of memory cells within the same row.

CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and output are fully TTL compatible.

The KM41C16002A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{SS}, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} + 1	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Operating Current* (\overline{RAS} and \overline{CS} Cycling @ t _{rc} =min.)	KM41C16002A/AL/ALL/ASL-5	-	90	mA
	KM41C16002A/AL/ALL/ASL-6		80	mA
	KM41C16002A/AL/ALL/ASL-7		70	mA
	KM41C16002A/AL/ALL/ASL-8		60	mA
Standby Current ($\overline{RAS}=\overline{CS}=W=V_{IH}$)	KM41C16002A	-	2	mA
	KM41C16002AL		1	mA
	KM41C16002ALL		1	mA
	KM41C16002ASL		1	mA
\overline{RAS} -Only Refresh Current* ($\overline{CS}=V_{IH}$, \overline{RAS} Cycling @ t _{rc} =min.)	KM41C16002A/AL/ALL/ASL-5	-	90	mA
	KM41C16002A/AL/ALL/ASL-6		80	mA
	KM41C16002A/AL/ALL/ASL-7		70	mA
	KM41C16002A/AL/ALL/ASL-8		60	mA
Fast Page Mode Current* ($\overline{RAS}=V_{IL}$, \overline{CS} , Address Cycling @ t _{pc} =min.)	KM41C16002A/AL/ALL/ASL-5	-	80	mA
	KM41C16002A/AL/ALL/ASL-6		70	mA
	KM41C16002A/AL/ALL/ASL-7		60	mA
	KM41C16002A/AL/ALL/ASL-8		50	mA
Standby Current ($\overline{RAS}=\overline{CS}=W=V_{CC}-0.2V$)	KM41C16002A	-	1	mA
	KM41C16002AL		300	μA
	KM41C16002ALL		200	μA
	KM41C16002ASL		200	μA
\overline{CS} -Before- \overline{RAS} Refresh Current* (\overline{RAS} and \overline{CS} Cycling @ t _{rc} =min.)	KM41C16002A/AL/ALL/ASL-5	-	90	mA
	KM41C16002A/AL/ALL/ASL-6		80	mA
	KM41C16002A/AL/ALL/ASL-7		70	mA
	KM41C16002A/AL/ALL/ASL-8		60	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(V _{IH})=V _{CC} -0.2V Input Low Voltage(V _{IL})=0.2V $\overline{CS}=\overline{CS}$ -Before- \overline{RAS} Cycling or 0.2V D=Don't Care t _{rc} =31.25μs(L-Ver.) 62.5μs(SL-Ver.), t _{RAS} =t _{RAS} min~300ns	KM41C16002AL	-	450	μA
	KM41C16002ASL		350	μA

5



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Self Refresh Current $\overline{RAS}=\overline{CS}=0.2V$ $\overline{W}=A_0-A_{11}=V_{CC}-0.2V$ or $0.2V$ $V_{CC}=0.2V, 0.2V$ or Open	KM41C16002ALL I _{CCS}	-	300	μA
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{CC}+0.5V$, all other pins not under test=0 volts.)	I _{IL}	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$)	I _{OL}	-10	10	μA
Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

*NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, Address can be changed maximum two times while $\overline{RAS}=\overline{VIL}$. In I_{CC4}, Address can be changed maximum once within one Static Column cycle.

CAPACITANCE (T_A=25°C, V_{CC}=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (D)	C _{IN1}	-	7	pF
Input Capacitance (A ₀ -A ₁₁)	C _{IN2}	-	5	pF
Input Capacitance (\overline{RAS} , \overline{CS} , \overline{W})	C _{IN3}	-	7	pF
Input Capacitance (Q)	C _{OUT}	-	7	pF

AC CHARACTERISTICS (0°C ≤ T_a ≤ 70°C, V_{CC}=5.0V ± 10%, See notes 1,2)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	115		135		155		175		ns	
Access time from \overline{RAS}	t _{RAC}		50		60		70		80	ns	3,4,11
Access time from \overline{CS}	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,11
\overline{CS} to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	15	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t _{RP}	30		40		50		60		ns	
\overline{RAS} pulse width	t _{RAS}	50	10,000	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t _{RSH}	13		15		20		20		ns	
\overline{CS} hold time	t _{CSH}	50		60		70		80		ns	
\overline{CS} pulse width	t _{CS}	13	10,000	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CS} delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	11
\overline{CS} to \overline{RAS} precharge time	t _{CRP}	5		5		5		5		ns	



AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		50		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CS}}$	tRCH	0		0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		45		55		60		ns	6
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		20		ns	
Write command to $\overline{\text{CS}}$ lead time	tCWL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	40		50		55		60		ns	6
Refresh period (Normal)	tREF		64		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tREF		128		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		0		ns	8
$\overline{\text{CS}}$ to $\overline{\text{W}}$ delay time	tCWD	15		15		20		20		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	50		60		70		80		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	25		30		35		40		ns	8
$\overline{\text{CS}}$ set-up time ($\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		10		ns	
$\overline{\text{CS}}$ hold time ($\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ precharge time	tRPC	5		5		5		5		ns	
$\overline{\text{CS}}$ precharge time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ counter test cycle)	tCPT	20		20		30		30		ns	
Static column mode cycle time	tSC	30		35		40		45		ns	3
Static column mode read-write cycle time	tSRWC	50		60		70		80		ns	
Access time from last write	tALW		50		55		65		75	ns	3, 12
Output data hold time from column address	tAOH	5		5		5		5		ns	
Output data enable time from $\overline{\text{W}}$	tOW		35		40		45		55	ns	
$\overline{\text{RAS}}$ pulse width (Static column mode)	tRASC	50	200000	60	200000	70	200000	80	200000	ns	
$\overline{\text{CS}}$ pulse width (Static column mode)	tCSC	13	200000	15	200000	20	200000	20	200000	ns	
$\overline{\text{CS}}$ precharge time (Static column mode)	tCP	10		10		10		10		ns	
Column address hold time referenced to $\overline{\text{RAS}}$ rising	tAH	5		5		5		5		ns	
Last write to column address delay time	tLWAD	20	25	20	25	25	30	25	35	ns	

5



AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Last write to column address hold time	tAHLW	50		55		65		75		ns	
Write command inactive time	tWI	10		10		10		10		ns	
RAS hold time referenced to OE	tROH	13		15		20		20		ns	
Write address hold time referenced to RAS	tAWR	40		45		55		60		ns	6
Write command set-up time (Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time (Test mode in)	tWTH	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	tWRP	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	tWRH	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	tRASS	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		150		ns	15
CS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)


Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	140		160		190		210		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,11
Access time from CS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,11
RAS pulse width	tRAS	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CS pulse width	tCS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	tRSH	20		20		25		25		ns	
CS hold time	tCSH	55		65		75		85		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CS to W delay time	tCWD	45		45		55		55		ns	8
RAS to W delay time	tRWD	80		90		105		115		ns	8
Column address to W delay time	tAWD	55		60		70		75		ns	8
Static column mode cycle time	tSC	35		40		45		50		ns	
Static column mode read-write cycle time	tSRWC	85		90		105		110		ns	
RAS pulse width (Static column mode)	tRASC	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from last write	tALW		50		60		70		80	ns	3,12

NOTES


1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data output is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)



TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE


NOTE: W, D=Don't Care



$\overline{\text{CS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE


NOTE: Address=Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



5

TIMING DIAGRAMS (Continued)


CS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TIMING DIAGRAMS (Continued)

TEST MODE IN CYCLE

Note: D, Address: Don't Care



TEST MODE DESCRIPTION


The KM41C16002 is the RAM organized 16,777,216 words by 1 bit, it is internally organized 1,048,576 words by 16 bits. In "Test mode," data are written into 16 sectors in parallel and retrieved the same way. Column address bit A₀, A₁, A₁₀ and A₁₁ are not used. If, upon reading, 16 bits are equal (all "1" or "0"s) the Q pin indicates a "1."

If they were not equal, the Q pin would indicate a "0." In "Test Mode," the 16M DRAM can be tested as if it were a 1M × 1 DRAM. \bar{W} , \bar{CS} -BEFORE- \bar{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode." And " \bar{CS} -BEFORE- \bar{RAS} REFRESH CYCLE" or " \bar{RAS} -only Refresh Cycle" puts it back into "Normal Mode." The "Test Mode" function reduces test time (1/16 in cases of N test pattern).

PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE
(Forward and Reverse Type)

