

# 74174, LS174, S174 Flip-Flops

Hex D Flip-Flops  
Product Specification

## Logic Products

### FEATURES

- Six edge-triggered D-type flip-flops
- Three speed-power ranges available
- Buffered common clock
- Buffered, asynchronous Master Reset

### DESCRIPTION

The '174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ( $\overline{MR}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{MR}$  input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
74174	35MHz	45mA
74LS174	40MHz	16mA
74S174	110MHz	90mA

### ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74174N, N74LS174N, N74S174N
Plastic SO-16	N74LS174D, N74S174D

#### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
All	Inputs	1ul	1Sul	1LSul
$Q_0 - Q_5$	Outputs	10ul	10Sul	10LSul


#### NOTE:

Where a 74 unit load (ul) is understood to be  $40\mu A I_{IH}$  and  $-1.6mA I_{IL}$ , a 74S unit load (Sul) is  $50\mu A I_{IH}$  and  $-2.0mA I_{IL}$ , and 74LS unit load (LSul) is  $20\mu A I_{IH}$  and  $-0.4mA I_{IL}$ .

### PIN CONFIGURATION




### LOGIC SYMBOL



$V_{CC}$  = Pin 16  
GND = Pin 8


### LOGIC SYMBOL (IEEE/IEC)



# Flip-Flops

# 74174, LS174, S174

## LOGIC DIAGRAM



## FUNCTION TABLE

OPERATING MODE	INPUTS			OUTPUTS
	$\overline{MR}$	CP	$D_n$	$Q_n$
Reset (clear)	L	X	X	L
Load "1"	H	$\uparrow$	h	H
Load "0"	H	$\uparrow$	l	L

H = HIGH voltage level steady state  
 h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.  
 L = LOW voltage level steady state.  
 l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.  
 X = Don't care.  
 $\uparrow$  = LOW-to-HIGH clock transition.

## ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74	74LS	74S	UNIT
$V_{CC}$	Supply voltage	7.0	7.0	7.0	V
$V_{IN}$	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
$I_{IN}$	Input current	-30 to +5	-30 to +1	-30 to +5	mA
$V_{OUT}$	Voltage applied to output in HIGH output state	-0.5 to + $V_{CC}$	-0.5 to + $V_{CC}$	-0.5 to + $V_{CC}$	V
$T_A$	Operating free-air temperature range	0 to 70			°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	74			74LS			74S			UNIT	
	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max		
$V_{CC}$	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
$V_{IH}$	HIGH-level input voltage	2.0			2.0			2.0			V
$V_{IL}$	LOW-level input voltage			+0.8			+0.8			+0.8	V
$I_{IK}$	Input clamp current			-12			-18			-18	mA
$I_{OH}$	HIGH-level output current			-800			-400			-1000	$\mu$ A
$I_{OL}$	LOW-level output current			16			8			20	mA
$T_A$	Operating free-air temperature	0		70	0		70	0		70	°C

## Flip-Flops

74174, LS174, S174

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS <sup>1</sup>	74174			74LS174			74S174			UNIT
		Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub> HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX	2.4	3.4		2.7	3.4		2.7	3.4		V
V <sub>OL</sub> LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX	I <sub>OL</sub> = MAX		0.2	0.4		0.35	0.5		0.5	V
		I <sub>OL</sub> = 4mA (74LS)					0.25	0.4			
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>			-1.5			-1.5			-1.2	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V			1.0					1.0	mA
		V <sub>I</sub> = 7.0V						0.1			mA
I <sub>IH</sub> HIGH-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V			40						μA
		V <sub>I</sub> = 2.7V						20		50	μA
I <sub>IL</sub> LOW-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4V			-1.6			-0.4			mA
		V <sub>I</sub> = 0.5V								-2.0	mA
I <sub>OS</sub> Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX	-18		-57	-20		-100	-40		-100	mA
I <sub>CC</sub> Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX		45	65		16	26		90	144	mA

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- I<sub>OS</sub> is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- I<sub>CC</sub> is measured after a momentary ground, then 4.5V is applied to Clock, with 4.5V applied to all Data and  $\overline{MR}$  inputs and all outputs open.

**AC ELECTRICAL CHARACTERISTICS** T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

PARAMETER	TEST CONDITIONS	74		74LS		74S		UNIT
		C <sub>L</sub> = 15pF, R <sub>L</sub> = 400Ω		C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ		C <sub>L</sub> = 15pF, R <sub>L</sub> = 280Ω		
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub> Maximum clock frequency	Waveform 1	25		30		75		MHz
t <sub>PLH</sub> Propagation delay t <sub>PHL</sub> Clock to output	Waveform 1		30 35		30 30		13 17	ns
t <sub>PHL</sub> Propagation $\overline{MR}$ delay to output	Waveform 3		35		35		22	ns

**NOTE:**

Per industry convention, f<sub>MAX</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.


# Flip-Flops

# 74174, LS174, S174


## AC SET-UP REQUIREMENTS $T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74		74LS		74S		UNIT
		Min	Max	Min	Max	Min	Max	
$t_{W(L)}$ Clock pulse width (LOW)	Waveform 1	20		20		7.0		ns
$t_W$ Master Reset pulse width	Waveform 3	20		20		10		ns
$t_s$ Set-up time, data to CP	Waveform 2	20		20		5.0		ns
$t_h$ Hold time, data to CP	Waveform 2	5		5		3.0		ns
$t_{rec}$ Recovery time, $\overline{MR}$ to CP	Waveform 3	25		25		5.0		ns


## AC WAVEFORMS



Waveform 1. Clock To Output Delays And Clock Pulse Width



Waveform 2. Data Set-up And Hold Times





Waveform 3. Master Reset To Output Delay, Master Reset Pulse Width, And Master Reset Recovery Time

For all waveforms,  $V_M = 1.5\text{V}$  for 74 and 74S;  $V_M = 1.3\text{V}$  for 74LS.  
The shaded areas indicate when the input is permitted to change for predictable output performance

# Flip-Flops

# 74174, LS174, S174

## TEST CIRCUITS AND WAVEFORMS



$V_M = 1.3V$  for 74LS;  $V_M = 1.5V$  for all other TTL families.

### Test Circuit For 74 Totem-Pole Outputs

#### DEFINITIONS

$R_L$  = Load resistor to  $V_{CC}$ ; see AC CHARACTERISTICS for value.  
 $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

$t_{TLH}$ ,  $t_{THL}$  Values should be less than or equal to the table entries.

### Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns