

DALLAS

SEMICONDUCTOR

DS1245Y/AB

1024K Nonvolatile SRAM


FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- DIP-package devices directly replace 128K x 8 volatile static RAM
- Unlimited write cycles
- Low-power CMOS
- Read and write access times as fast as 70 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time.
- Full $\pm 10\%$ V_{CC} operating range (DS1245Y)
- Optional $\pm 5\%$ V_{CC} operating range (DS1245AB)
- Optional industrial temperature range of -40°C to $+85^{\circ}\text{C}$, designated IND
- JEDEC standard 32-pin DIP package
- Low Profile Module (LPM) package
 - Fits into standard 68-pin PLCC surface-mountable sockets
 - 250 mil package height


PIN DESCRIPTION

A0 - A16	- Address Inputs
DQ0 - DQ7	- Data In/Data Out
$\overline{\text{CE}}$	- Chip Enable
$\overline{\text{WE}}$	- Write Enable
$\overline{\text{OE}}$	- Output Enable
V_{CC}	- Power (+5V)
GND	- Ground
NC	- No Connect

PIN ASSIGNMENT



32-PIN ENCAPSULATED PACKAGE
740 MIL EXTENDED



34-PIN LOW PROFILE MODULE (LPM)

DESCRIPTION

The DS1245 1024K Nonvolatile SRAMs are 1,048,576-bit, fully static, nonvolatile SRAMs organized as 131,072 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP-package DS1245 devices can be used in place of existing 128K x 8 static RAM directly conforming to the popular byte-wide 32-pin DIP standard. DS1245 devices in the Low Profile Module package are specifically designed for surface mount applications. There is no limit on the number of write cycles which can be executed and no additional support circuitry is required for microprocessor interfacing.

READ MODE

The DS1245 devices execute a read cycle whenever \overline{WE} (Write Enable) is inactive (high) and \overline{CE} (Chip Enable) and \overline{OE} (Output Enable) are active (low). The unique address specified by the 17 address inputs (A_0 - A_{16}) defines which of the 131,072 bytes of data is accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that \overline{CE} and \overline{OE} access times are also satisfied. If \overline{OE} and \overline{CE} access times are not satisfied, then data access must be measured from the later occurring signal (\overline{CE} or \overline{OE}) and the limiting parameter is either t_{CO} for \overline{CE} or t_{OE} for \overline{OE} rather than address access.

WRITE MODE

The DS1245 devices execute a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The later occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle

is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. \overline{WE} must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1245AB provides full functional capability for V_{CC} greater than 4.75 volts and write protects by 4.5 volts. The DS1245Y provides full functional capability for V_{CC} greater than 4.5V and write protects by 4.25 volts. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAMs constantly monitor V_{CC} . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high impedance. As V_{CC} falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.75 volts for the DS1245AB and 4.5 volts for the DS1245Y.

FRESHNESS SEAL

Each DS1245 device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than V_{TP} , the lithium energy source is enabled for battery backup operation.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground	-0.3V to +7.0V
Operating Temperature	0°C to 70°C, -40°C to +85°C for Ind parts
Storage Temperature	-40°C to +70°C, -40°C to +85°C for Ind parts
Soldering Temperature	260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(t_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1245Y Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
DS1245AB Power Supply Voltage	V _{CC}	4.75	5.0	5.25	V	
Logic 1	V _{IH}	2.2		V _{CC}	V	
Logic 0	V _{IL}	0.0		+0.8	V	

DC ELECTRICAL CHARACTERISTICS(V_{CC}=5V ± 5% for DS1245AB)
(t_A: See Note 10) (V_{CC}=5V ± 10% for DS1245Y)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I _{IL}	-1.0		+1.0	μA	
I/O Leakage Current CE ≥ V _{IH} ≤ V _{CC}	I _{IO}	-1.0		+1.0	μA	
Output Current @ 2.4V	I _{OH}	-1.0			mA	
Output Current @ 0.4V	I _{OL}	2.0			mA	
Standby Current CE=2.2V	I _{CCS1}		5.0	10.0	mA	
Standby Current CE=V _{CC} -0.5V	I _{CCS2}		3.0	5.0	mA	
Operating Current	I _{CCO1}			85	mA	
Write Protection Voltage (DS1245Y)	V _{TP}	4.25	4.37	4.5	V	
Write Protection Voltage (DS1245AB)	V _{TP}	4.50	4.62	4.75	V	

CAPACITANCE(t_A = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5	10	pF	
Input/Output Capacitance	C _{I/O}		5	10	pF	


($V_{CC}=5V \pm 5\%$ for DS1245AB)
 (t_A: See Note 10) ($V_{CC}=5V \pm 10\%$ for DS1245Y)

PARAMETER	SYMBOL	DS1245Y-70 DS1245AB-70		DS1245Y-85 DS1245AB-85		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t _{RC}	70		85		ns	
Access Time	t _{ACC}		70		85	ns	
\overline{OE} to Output Valid	t _{OE}		35		45	ns	
\overline{CE} to Output Valid	t _{CO}		70		85	ns	
\overline{OE} or \overline{CE} to Output Active	t _{COE}	5		5		ns	5
Output High Z from Deselection	t _{OD}		25		30	ns	5
Output Hold from Address Change	t _{OH}	5		5		ns	
Write Cycle Time	t _{WC}	70		85		ns	
Write Pulse Width	t _{WP}	55		65		ns	3
Address Setup time	t _{AW}	0		0		ns	
Write Recovery Time	t _{WR1}	5		5		ns	12
	t _{WR2}	15		15		ns	13
Output High Z from \overline{WE}	t _{ODW}		25		30	ns	5
Output Active from \overline{WE}	t _{OEW}	5		5		ns	5
Data Setup Time	t _{DS}	30		35		ns	4
Data Hold Time	t _{DH1}	0		0		ns	12
	t _{DH2}	10		10		ns	13

AC ELECTRICAL CHARACTERISTICS - (cont'd)


PARAMETER	SYMBOL	DS1245Y-100 DS1245AB-100		DS1245Y-120 DS1245AB-120		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t_{RC}	100		120		ns	
Access Time	t_{ACC}		100		120	ns	
\overline{OE} to Output Valid	t_{OE}		50		60	ns	
\overline{CE} to Output Valid	t_{CO}		100		120	ns	
\overline{OE} or \overline{CE} to Output Active	t_{COE}	5		5		ns	5
Output High Z from Deselection	t_{OD}		35		35	ns	5
Output Hold from Address Change	t_{OH}	5		5		ns	
Write Cycle Time	t_{WC}	100		120		ns	
Write Pulse Width	t_{WP}	75		90		ns	3
Address Setup time	t_{AW}	0		0		ns	
Write Recovery Time	t_{WR1} t_{WR2}	5 15		5 15		ns ns	12 13
Output High Z from \overline{WE}	t_{ODW}		35		35	ns	5
Output Active from \overline{WE}	t_{OEW}	5		5		ns	5
Data Setup Time	t_{DS}	40		50		ns	4
Data Hold Time	t_{DH1} t_{DH2}	0 10		0 10		ns ns	12 13

READ CYCLE




SEE NOTE 1

WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8, and 12

WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8, and 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING $(t_A: \text{See Note 10})$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
\overline{CE} , \overline{WE} at V_{IH} before Power-Down	t_{PD}	0			μs	11
V_{CC} slew from V_{TP} to 0V (\overline{CE} at V_{IH})	t_F	300			μs	
V_{CC} slew from 0V to V_{TP} (\overline{CE} at V_{IH})	t_R	300			μs	
\overline{CE} , \overline{WE} at V_{IH} after Power-Up	t_{REC}	2		125	ms	

 $(t_A = 25^\circ\text{C})$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t_{DR}	10			years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- \overline{WE} is high for a Read Cycle.
- $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
- t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{WE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- t_{DS} is measured from the earlier of \overline{CE} or \overline{WE} going high.
- These parameters are sampled with a 5 pF load and are not 100% tested.
- If the \overline{CE} low transition occurs simultaneously with or later than the \overline{WE} low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
- If the \overline{CE} high transition occurs prior to or simultaneously with the \overline{WE} high transition, the output buffers remain in high impedance state during this period.
- If \overline{WE} is low or the \overline{WE} low transition occurs prior to or simultaneously with the \overline{CE} low transition, the output buffers remain in a high impedance state during this period.
- Each DS1245 has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user. The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user.
- All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- In a power down condition the voltage on any pin may not exceed the voltage on V_{CC} .
- t_{WR1} , t_{DH1} are measured from \overline{WE} going high.
- t_{WR2} , t_{DH2} are measured from \overline{CE} going high.
- DS1245 modules are recognized by Underwriters Laboratory (U.L.®) under file E99151.


DC TEST CONDITIONS

Outputs Open
 Cycle = 200 ns for operating current
 All voltages are referenced to ground


AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate
 Input Pulse Levels: 0 - 3.0V
 Timing Measurement Reference Levels
 Input: 1.5V
 Output: 1.5V
 Input pulse Rise and Fall Times: 5 ns

ORDERING INFORMATION




DS1245Y/AB NONVOLATILE SRAM, 32-PIN 740 MIL EXTENDED MODULE




PKG	32-PIN	
	MIN	MAX
A IN. MM	1.680 42.67	1.700 43.18
B IN. MM	0.720 18.29	0.740 18.80
C IN. MM	0.355 9.02	0.375 9.52
D IN. MM	0.080 2.03	0.110 2.79
E IN. MM	0.015 0.38	0.025 0.63
F IN. MM	0.120 3.05	0.160 4.06
G IN. MM	0.090 2.29	0.110 2.79
H IN. MM	0.590 14.99	0.630 16.00
J IN. MM	0.008 0.20	0.012 0.30
K IN. MM	0.015 0.38	0.021 0.53

DS1245YL/ABL 34-PIN LOW PROFILE MOFULE (LPM)



PKG	INCHES	
	MIN	MAX
A	0.955	0.980
B	0.840	0.855
C	0.230	0.250
D	0.975	0.995
E	0.050 BSC	
F	0.015	0.025



Suggested 68-pin PLCC surface mountable sockets with leads on two sides only are:

- | | |
|----------------------|--------------|
| McKenzie | 34P-SMT-3 |
| Harwin | HIS-40001-04 |
| Robinson Nugent | PLCC-34-SMT |
| Dallas Semiconductor | DS34PIN-PLC |

For recommended prototype/breadboard sockets, contact the Dallas Semiconductor factory.