8

262,144 × 4 Organization

- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE (MIN)	
	ta(R) (t _{RAC})	ta(C)	ta(CA)		
		(tCAC)	(tCAA)		
	(MAX)	(MAX)	(MAX)		
SMJ44C256-12	120 ns	35 ns	60 ns	230 ns	
SMJ44C256-15	150 ns	45 ns	75 ns	270 ns	

- SMJ44C256 Enhanced Page Mode Operation
- CAS-Before-RAS Refresh
- Long Refresh Period . . .
 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs and Clocks Are TTL Compatible
- High-Reliability Ceramic 20-Pin 300-Mil-Wide DIP or 20/26-Lead Ceramic Surface Mount (CSOJ) Package
- -55°C to 125°C Operating Temperature Range
- Standard and Class B Processing
 - -SM44C256 . . . Standard
 - -SMJ44C256 . . . Class B

description

The SMJ44C256 is a high-speed, 1,048,576-bit dynamic random-access memory organized as 262,144 words of four bits each. It employs state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

	1 2 3 4 5 6 7 8 9 10	12 11 KAG		VS: DQ CA G A8 A7 A6 A5	4 3
DQ1 C DQ2 C W C RAS C	2 3 4 5		55	VS DQ DQ CA G	4 3
A0 [A1 [A2 [A3 [VCC [1	18 17 16 15		A8 A7 A6 A5 A4	

JD PACKAGE (TOP VIEW)

[†]The packages shown here are for pinout reference only. The HJ package is actually 75% of the length of the JD package.

PIN NOMENCLATURE			
A0-A8	Address Inputs		
CAS	Column-Address Strobe		
DQ1-DQ4	Data In/Data Out		
G	Data-Output Enable		
RAS	Row-Address Strobe		
TF	Test Function		
w	Write Enable		
Vcc	5-V Supply		
VSS	Ground		

operation

enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold, and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

EPIC is a trademark of Texas Instruments Incorporated.

