

# HM514101C/CL Series

4,194,304-word × 1-bit Dynamic Random Access Memory

Preliminary

# HITACHI

Rev. 0.0  
Sep. 15, 1994

The Hitachi HM514101C/CL is a CMOS dynamic RAM organized 4,194,304-word × 1-bit. HM514101C/CL has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514101C/CL offers Nibble Mode as a high speed access mode. Multiplexed address input permits the HM514101C/CL to be packaged in standard 300-mil 26-pin plastic SOJ and standard 400-mil 20-pin plastic ZIP.

## Ordering Information

Type No.	Access time	Package
HM514101CS/CLS-7	70 ns	300-mil 26-pin
HM514101CS/CLS-8	80 ns	plastic SOJ (CP-26/20D)
HM514101CZ/CLZ-7	70 ns	400-mil 20-pin
HM514101CZ/CLZ-8	80 ns	plastic ZIP (ZP-20)

## Features


- Single 5 V (±10%)
- High speed
  - Access time  
70 ns/80 ns (max)
- Low power dissipation
  - Active mode  
550 mW/495 mW (max)
  - Standby mode 11 mW (max)  
0.55 mW (max) (L-version)
- Nibble mode capability
- 1,024 refresh cycles : 16 ms  
1,024 refresh cycles : 128 ms (L-version)
- 3 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
- Test function
- Battery back up operation  
(L-version)

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.



ADE-203-294(Z)


**Pin Arrangement**



**Pin Description**

Pin name	Function
A0 to A10	Address input
A0 to A9	Refresh address input
Din	Data-in
Dout	Data-out
$\overline{RAS}$	Row address strobe
$\overline{CAS}$	Column address strobe
$\overline{WE}$	Read/Write enable
$V_{CC}$	Power (+5 V)
$V_{SS}$	Ground
NC	No connection

Block Diagram



---

---

**HM514101C/CL Series**

---

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-1.0 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{SS}$	0	0	0	V	
	$V_{CC}$	4.5	5.0	5.5	V	1
Input high voltage	$V_{IH}$	2.4	—	6.5	V	1
Input low voltage	$V_{IL}$	-1.0	—	0.8	V	1

Note : 1. All voltage referred to  $V_{SS}$ .

## HM514101C/CL Series

**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )

		HM514101C/CL						
		-7		-8				
Parameter	Symbol	Min	Max	Min	Max	Unit	Test condition	Notes
Operating current	$I_{CC1}$	—	100	—	90	mA	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling $t_{RC} = \text{min}$	1, 2
Standby current	$I_{CC2}$	—	2	—	2	mA	TTL interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} = V_{IH}$ Dout = High-Z	
		—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z	
Standby current (L-version)		—	100	—	100	$\mu\text{A}$	CMOS interface $\overline{\text{RAS}}$ , $\overline{\text{CAS}} = V_{IH}$ WE, Address and Din = $V_{IH}$ or $V_{IL}$ Dout = High-Z	4
$\overline{\text{RAS}}$ -only refresh current	$I_{CC3}$	—	100	—	90	mA	$t_{RC} = \text{min}$	2
Standby current	$I_{CC5}$	—	5	—	5	mA	$\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS}} = V_{IL}$ Dout = enable	1
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	$I_{CC6}$	—	100	—	90	mA	$t_{RC} = \text{min}$	
Nibble mode current	$I_{CC8}$	—	100	—	90	mA	$t_{NC} = \text{min}$	1, 3
Battery back up current (Standby with CBR refresh) (L-version)	$I_{CC10}$	—	200	—	200	$\mu\text{A}$	$t_{RC} = 125\ \mu\text{s}$ $t_{RAS} \leq 1\ \mu\text{s}$ WE = $V_{IH}$ , $\overline{\text{CAS}} = V_{IL}$ , Address, Din = $V_{IH}$ or $V_{IL}$ , Dout = High-Z	4
Input leakage current	$I_{LI}$	-10	10	-10	10	$\mu\text{A}$	$0\text{ V} \leq V_{in} \leq 7\text{ V}$	
Output leakage current	$I_{LO}$	-10	10	-10	10	$\mu\text{A}$	$0\text{ V} \leq V_{out} \leq 7\text{ V}$ Dout = disable	
Output high voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High Iout = -5 mA	
Output low voltage	$V_{OL}$	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

Notes : 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed twice or less while  $\overline{\text{RAS}} = V_{IL}$ .
3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .
4.  $V_{CC} - 0.2\text{ V} \leq V_{IH} \leq 6.5\text{ V}$  and  $0\text{ V} \leq V_{IL} \leq 0.2\text{ V}$ .

---

---

**HM514101C/CL Series**

---

**Capacitance (Ta = 25°C, V<sub>CC</sub> = 5 V ± 10%)**

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address, Data-in)	C <sub>I1</sub>	—	5	pF	1
Input capacitance (Clocks)	C <sub>I2</sub>	—	7	pF	1
Output capacitance (Data-out)	C <sub>O</sub>	—	7	pF	1, 2

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
2.  $\overline{CAS} = V_{IH}$  to disable Dout.

## HM514101C/CL Series

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ) \*1, \*12, \*13

### Test Conditions

- Input rise and fall times : 5 ns
- Input timing reference levels : 0.8 V, 2.4 V
- Output load : 2 TTL gate +  $C_L$  (100 pF)  
(Including scope and jig)

### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HM514101C/CL				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130	—	150	—	ns	
RAS precharge time	$t_{RP}$	50	—	60	—	ns	
RAS pulse width	$t_{RAS}$	70	10000	80	10000	ns	16
CAS pulse width	$t_{CAS}$	20	10000	20	10000	ns	17
Row address setup time	$t_{ASR}$	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	15	—	15	—	ns	
RAS to CAS delay time	$t_{RCD}$	20	50	20	60	ns	8
RAS to column address delay time	$t_{RAD}$	15	35	15	40	ns	9
RAS hold time	$t_{RSH}$	20	—	20	—	ns	
CAS hold time	$t_{CSH}$	70	—	80	—	ns	
CAS to RAS precharge time	$t_{CRP}$	10	—	10	—	ns	
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	7
Refresh period	$t_{REF}$	—	16	—	16	ms	
Refresh period (L-version)	$t_{REF}$	—	128	—	128	ms	

## HM514101C/CL Series

### Read Cycle

Parameter	Symbol	HM514101C/CL				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Access time from $\overline{RAS}$	$t_{RAC}$	—	70	—	80	ns	2, 3, 14
Access time from $\overline{CAS}$	$t_{CAC}$	—	20	—	20	ns	3, 4, 14
Access time from address	$t_{AA}$	—	35	—	40	ns	3, 5, 14
Read command setup time	$t_{RCS}$	0	—	0	—	ns	
Read command hold time to $\overline{CAS}$	$t_{RCH}$	0	—	0	—	ns	15
Read command hold time to $\overline{RAS}$	$t_{RRH}$	0	—	0	—	ns	15
Column address to $\overline{RAS}$ lead time	$t_{RAL}$	35	—	40	—	ns	
Output buffer turn-off time	$t_{OFF}$	0	20	0	20	ns	6

### Write Cycle

Parameter	Symbol	HM514101C/CL				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Write command setup time	$t_{WCS}$	0	—	0	—	ns	10
Write command hold time	$t_{WCH}$	15	—	15	—	ns	
Write command pulse width	$t_{WP}$	10	—	10	—	ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20	—	20	—	ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	20	—	20	—	ns	
Data-in setup time	$t_{DS}$	0	—	0	—	ns	11
Data-in hold time	$t_{DH}$	15	—	15	—	ns	11

## HM514101C/CL Series

### Read-Modify-Write Cycle

Parameter	Symbol	HM514101C/CL				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Read-modify-write cycle time	$t_{RWC}$	155	—	175	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	70	—	80	—	ns	10
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	20	—	20	—	ns	10
Column address to $\overline{WE}$ delay time	$t_{AWD}$	35	—	40	—	ns	10

### Refresh Cycle

Parameter	Symbol	HM514101C/CL				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	10	—	10	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	10	—	10	—	ns	
$\overline{CAS}$ precharge time in normal mode	$t_{CPN}$	10	—	10	—	ns	

### Nibble Mode Cycle

Parameter	Symbol	HM514101C/CL				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Nibble mode access time	$t_{NAC}$	—	20	—	20	ns	14
Nibble mode cycle time	$t_{NC}$	40	—	40	—	ns	
Nibble mode $\overline{CAS}$ precharge time	$t_{NCP}$	10	—	10	—	ns	
Nibble mode $\overline{CAS}$ pulse width	$t_{NCA}$	20	—	20	—	ns	18
Nibble mode $\overline{RAS}$ hold time	$t_{NRSH}$	20	—	20	—	ns	

## HM514101C/CL Series

### Nibble Mode Read-Modify-Write Cycle

		HM514101C/CL					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Nibble mode read-modify-write cycle time	$t_{NRWC}$	65	—	65	—	ns	
Nibble mode write command to $\overline{CAS}$ lead time	$t_{NCWL}$	20	—	20	—	ns	
Nibble mode $\overline{CAS}$ to $\overline{WE}$ delay time	$t_{NCWD}$	20	—	20	—	ns	10

### Test Mode Cycle

		HM514101C/CL					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Test mode $\overline{WE}$ setup time	$t_{WS}$	0	—	0	—	ns	
Test mode $\overline{WE}$ hold time	$t_{WH}$	10	—	10	—	ns	


### CounterTest Cycle



		HM514101C/CL					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
$\overline{CAS}$ precharge time in counter test cycle	$t_{CPT}$	40	—	40	—	ns	

- Notes:
1. AC measurements assume  $t_T = 5$  ns.
  2. Assumes that  $t_{RCD} \leq t_{RCD}(\max)$  and  $t_{RAD} \leq t_{RAD}(\max)$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  4. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$  and  $t_{RAD} \leq t_{RAD}(\max)$ .
  5. Assumes that  $t_{RCD} \leq t_{RCD}(\max)$  and  $t_{RAD} \geq t_{RAD}(\max)$ .
  6.  $t_{OFF}(\max)$  defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
  7.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  8. Operation with the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met,  $t_{RCD}(\max)$  is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
  9. Operation with the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met,  $t_{RAD}(\max)$  is specified as a reference point only, if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
  10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{NCWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}(\min)$ ,  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{NCWD} \geq t_{NCWD}(\min)$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  11. These parameters are referenced to  $\overline{CAS}$  leading edge in an early write cycle and to  $\overline{WE}$  leading edge in a delayed write or a read-modify-write cycle.
  12. An initial pause of 100  $\mu$ s is required after power-up followed by a minimum of eight initialization cycles ( $\overline{RAS}$ -only refresh cycle or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles is required.
  13. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits – RA10, CA10 and CA0. This test mode operation can be performed by  $\overline{WE}$ -and- $\overline{CAS}$ -before- $\overline{RAS}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is Dout and data input pin is Din. In order to end this test mode operation, perform a  $\overline{RAS}$ -only refresh cycle or a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.
  14. In a test mode read cycle, the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$  and  $t_{NAC}$  is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
  15. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.
  16.  $t_{RAS}(\min) = t_{RWD}(\min) + t_{RWL}(\min) + t_T$  in read-modify-write cycle.
  17.  $t_{CAS}(\min) = t_{CWD}(\min) + t_{CWL}(\min) + t_T$  in read-modify-write cycle.
  18.  $t_{NCA}(\min) = t_{NCWD}(\min) + t_{NCWL}(\min) + t_T$  in read-modify-write cycle.


Timing Waveforms \*19

Read Cycle




Note 19:  H or L (H:  $V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$ , L:  $V_{IL}(\min) \leq V_{IN} \leq V_{IL}(\max)$ )  
 Invalid Douts


Early Write Cycle




Delayed Write Cycle




Read-Modify-Write Cycle



CAS-Before-RAS Refresh Cycle




**RAS-Only Refresh Cycle**






Nibble Mode Read Cycle




Nibble Mode Early Write Cycle









Test Mode Cycle




Test Mode Set Cycle



CAS-Before-RAS Refresh Counter Check Cycle (Read)



CAS-Before-RAS Refresh Counter Check Cycle (Write)




# HM514101C/CL Series

## Package Dimensions


HM514101CS/CLS Series (CP-26/20D)

Unit: mm



HM514101CZ/CLZ Series (ZP-20)

Unit: mm



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor product. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales office when planning to use the products in **MEDICAL APPLICATIONS**.

---

# HITACHI

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel : Tokyo (03) 3270-2111  
Fax : (03) 3270-5109

For further information write to:

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA 94005-1835  
U. S. A.  
Tel : 415-589-8300  
Fax : 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Dornacher StraÙe 3  
D-85622 Feldkirchen  
München  
Tel : 089-9 91 80-0  
Fax : 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel : 0628-585000  
Fax : 0628-778322

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road,  
Tsim Sha Tsui, Kowloon,  
Hong Kong  
Tel : 7359218  
Fax : 7306071

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel : 535-2100  
Fax : 535-1533