



# 128Kx32 EEPROM MODULE



## FEATURES

- Access Times of 150nS, 200nS, 250nS and 300nS
- Packaging:
  - 66-pin, PGA Type, 1.185 inch square HIP, Hermetic Ceramic Package, SMD Number 5962-94585
  - 68 lead, 40mm CQFP
- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Data Retention Ten Years Minimum
- Commercial, Industrial and Military Temperature Ranges
- Low Power CMOS, 5mA Standby

- Automatic Page Write Operation
- Page Write Cycle Time: 10 mS Max.
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
  - WE128K32-XXH - 13 grams typical
  - WE128K32-XG4X - 20 grams typical

3  
EEPROM MODULES

FIG. 1 PIN CONFIGURATION FOR WE128K32-XXH, SMD5962-94585





## PIN DESCRIPTION

I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-16</sub>	Address Inputs
WE <sub>1-4</sub>	Write Enables
CS <sub>1-4</sub>	Chip Selects
OE	Output Enable
V <sub>CC</sub>	Power Supply
GND	Ground
NC	Not Connected

E1D0401/1D0501

FIG. 2 PIN CONFIGURATION FOR WE128K32-XG4X



## PIN DESCRIPTION

I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-16</sub>	Address Inputs
WE	Write Enable
CS <sub>1-4</sub>	Chip Selects
OE	Output Enable
V <sub>CC</sub>	Power Supply
GND	Ground
NC	Not Connected



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol		Unit
Operating Temperature	TA	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C
Signal Voltage Relative to GND	VG	-0.6 to +6.25	V
Voltage on OE and As		-0.6 to +13.5	V

NOTE:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TRUTH TABLE

CS	OE	WE	Mode	Data I/O
H	X	X	Standby	High Z
L	L	H	Read	Data Out
L	H	L	Write	Data In
X	H	X	Out Disable	High Z/Data-Out
X	X	H	Write	
X	L	X	Inhibit	

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	VCC	4.5	5.5	V
Input High Voltage	VIH	2.0	VCC + 0.3	V
Input Low Voltage	VIL	-0.5	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C
Operating Temp. (Ind.)	TA	-40	+85	°C

CAPACITANCE

(TA = 25°C)

Parameter	Symbol	Condition	Max	Unit
A0-A14 OE Capacitance	CAD CoE	VIN = 0V, f = 1.0MHz	50	pF
CS Capacitance	Ccs	VIN = 0V, f = 1.0MHz	15	pF
WE Capacitance	CWE	VIN = 0V, f = 1.0MHz	15	pF
I/O0-I/O31 Capacitance	CIO	VIN = 0V, f = 1.0MHz	15	pF


This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(VCC = 5V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	ILI	VCC = 5.5, VIN = GND to VCC		10	µA
Output Leakage Current	ILOx32	CS = VIH, OE = VIH, VOUT = GND to VCC		10	µA
Operating Supply Current x 32 Mode	ICCX32	CS = VIL, OE = VIH, f = 5MHz		250	mA
Standby Current	ISB	CS = VCC, OE = VIH, f = 5MHz		2.5	mA
Output Low Voltage	VoL	IoL = 2.1mA, VCC = 4.5V		0.45	V
Output High Voltage	VoH	IoH = -400µA, VCC = 4.5V	2.4		V

FIG. 3 AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	VIL = 0, VIH = 3.0	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	50	V

NOTES:

Vz is programmable from -2V to +7V.  
 IoL & IoH programmable from 0 to 16mA.  
 Tester Impedance Z0 = 75 Ω.  
 Vz is typically the midpoint of VoH and VoL.  
 IoL & IoH are adjusted to simulate a typical resistive load circuit.  
 ATE tester includes jig capacitance.



WRITE

A write cycle is initiated when OE is high and a low pulse is on WE or CS with CS or WE low. The address is latched on the falling edge of CS or WE whichever occurs last. The data is latched by the rising edge of CS or WE, whichever occurs first. A byte write operation will automatically continue to completion.

WRITE CYCLE TIMING

Figures 4 and 5 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the CS line low. Write enable consists of setting the WE line low. The write cycle begins when the last of either CS or WE goes low.

The WE line transition from high to low also initiates an internal 150 µSec delay timer to permit page mode operation. Each subsequent WE transition from high to low that occurs before the completion of the 150 µSec time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.


AC WRITE CHARACTERISTICS

(VCC = 5V, VSS = 0V, TA = -55°C to +125°C)


Table with 5 columns: Write Cycle Parameter, Symbol, Min, Max, Unit. Rows include Write Cycle Time, Address Set-up Time, Write Pulse Width, Chip Select Set-up Time, Address Hold Time, Data Hold Time, Chip Select Hold Time, Data Set-up Time, Output Enable Set-up Time, Output Enable Hold Time, and Write Pulse Width High.



**FIG. 4**  
**WRITE WAVEFORMS**  
**WE CONTROLLED**



**FIG. 5**  
**WRITE WAVEFORMS**  
**CS CONTROLLED**






READ

The WE128K32-XXX stores data at the memory location determined by the address pins. When CS and OE are low and WE is high, this data is present on the outputs. When CS and OE are high, the outputs are in a high impedance state. This 2 line control prevents bus contention.

AC READ CHARACTERISTICS (VCC = 5V, VSS = 0V, TA = -55°C to +125°C)

Table with 7 columns: Read Cycle Parameter, Symbol, -150 (Min, Max), -200 (Min, Max), -250 (Min, Max), -300 (Min, Max), Unit. Rows include Read Cycle Time, Address Access Time, Chip Select Access Time, Output Hold from Add. Change, OE or CS, Output Enable to Output Valid, and Chip Select or OE to High Z Output.

FIG. 6 READ WAVEFORMS



NOTES: OE may be delayed up to tACS - tOE after the falling edge of CS without impact on tOE or by tACC - tOE after an address change without impact on tACC.

EEPROM MODULES



### DATA POLLING

The WE128K32-XXX offers a data polling feature which allows a faster method of writing to the device. Figure 7 shows the timing diagram for this function. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data on I/O. Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data polling may begin at any time during the write cycle.


### DATA POLLING CHARACTERISTICS

(Vcc= 5V, Vss= 0V, TA= -55°C to +125°C)

Parameter	Symbol	Min	Max	Unit
Data Hold Time	t <sub>DH</sub>	10		nS
OE Hold Time	t <sub>OEH</sub>	10		nS
OE To Output Valid	t <sub>OE</sub>		100	nS
Write RecoveryTime	t <sub>WR</sub>	0		nS

3  
EEPROM MODULES

FIG. 7  
DATA POLLING  
WAVEFORMS





### PAGE WRITE OPERATION

The WE128K32-XXX has a page write operation that allows one to 128 bytes of data to be written into the device and consecutively loads during the internal programming period. Successive bytes may be loaded in the same manner after the first data byte has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within 150µS or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from A0 through A6 at each write cycle. In this manner a page of up to 128 bytes can be loaded in to the EEPROM in a burst mode before beginning the relatively long interval programming cycle.

After the 150µS time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of bytes will be written at the same time. The internal programming cycle is the same regardless of the number of bytes accessed.


### PAGE WRITE CHARACTERISTICS

(VCC = 5V, VSS = 0V, TA = -55°C to +125°C)

Page Mode Write Characteristics		Symbol	Min	Max	Unit
Parameter					
Write Cycle Time, TYP = 6 mS		t <sub>WC</sub>		10	mS
Address Set-up Time		t <sub>AS</sub>	10		nS
Address Hold Time (1)		t <sub>AH</sub>	100		nS
Data Set-up Time		t <sub>DS</sub>	100		nS
Data Hold Time		t <sub>DH</sub>	10		nS
Write Pulse Width		t <sub>WP</sub>	150		nS
Byte Load Cycle Time		t <sub>BLC</sub>		150	µS
Write Pulse Width High		t <sub>WPH</sub>	50		nS


1. Page address must remain valid for duration of write cycle.

**FIG. 8**  
**PAGE MODE**  
**WRITE WAVEFORMS**





**FIG. 9**  
**SOFTWARE BLOCK DATA**  
**PROTECTION ENABLE ALGORITHM<sup>(1)</sup>**




**NOTES:**

1. Data Format: D<sub>7</sub> - D<sub>0</sub> (Hex);  
Address Format: A<sub>14</sub> - A<sub>0</sub> (Hex).
2. Write Protect state will be activated at end of write even if no other data is loaded.
3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
4. 1 to 128 bytes of data may be loaded.



FIG. 10  
SOFTWARE BLOCK DATA  
PROTECTION DISABLE ALGORITHM<sup>(1)</sup>



### SOFTWARE DATA PROTECTION

A software write protection feature may be enabled or disabled by the user. When shipped by White Microelectronics, the WE-128K32-XXX has the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code bytes to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three byte write sequence to permit writing. The write protection feature can be disabled by a six byte write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

Each 128K byte block of the EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a PROM programmer.


### HARDWARE DATA PROTECTION

These features protect against inadvertent writes to the WE128K32-XXX. These are included to improve reliability during normal operation:

- a) **Vcc power on delay**  
As Vcc climbs past 3.8V typical the device will wait 5mSec typical before allowing write cycles.
- b) **Vcc sense**  
While below 3.8V typical write cycles are inhibited.
- c) **Write inhibiting**  
Holding OE low and either CS or WE high inhibits write cycles.
- d) **Noise filter**  
Pulses of <15nS (typ) on WE or CS will not initiate a write cycle.




**FIG. 11**  
**PACKAGE DIMENSIONS**  
**(16A06)**



EEPROM MODULES

**FIG. 12**  
**PACKAGE DIMENSIONS**  
**(14A15)**





ORDERING INFORMATION

W E 128K32 X - XXX X X

DEVICE GRADE:

- Q = MIL-STD-883 Compliant
- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0 to +70°C

PACKAGE TYPE:

- H = Ceramic Hex in line package
- HS = Ceramic Hex in line package without shoulders
- G4 = 40mm Ceramic Quad Flat Pack

ACCESS TIME in nS

IMPROVEMENT MARK

- N = No Connect at pins 8, 21, 28, and 39
- Blank = GND at pins 8,21, 28, and 39

ORGANIZATION 128K x 32

User Configurable as 256K x 16 or 512K x 8

EEPROM

WHITE MICROELECTRONICS

3  
EEPROM MODULES

Device Type	Speed	Package	SMD Number
128K x 32 EEPROM	300nS	66 pin HIP	5962 94585-01HXX
128K x 32 EEPROM	250nS	66 pin HIP	5962 94585-02HXX
128K x 32 EEPROM	200nS	66 pin HIP	5962 94585-03HXX
128K x 32 EEPROM	150nS	66 pin HIP	5962 94585-04HXX