

Recent Additions


CD54AC653/3A CD54ACT653/3A

Octal-Bus Transceiver/Register, Open-Drain (A Side), 3-State (B Side) Inverting

The RCA CD54AC653 and CD54ACT653 are octal-bus transceivers/registers that utilize the new RCA ADVANCED CMOS LOGIC technology. The CD54AC653 and CD54ACT653 are inverting types having open drains on the A outputs and 3-state outputs on the B side. These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output Enables $\overline{OE}_{AB}$ and $\overline{OE}_{BA}$ are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input level selects real-time data, and a HIGH selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal-bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling $\overline{OE}_{AB}$ and $\overline{OE}_{BA}$. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The CD54AC653 and CD54ACT653 are supplied in 24-lead dual-in-line ceramic packages (F suffix).



FUNCTIONAL DIAGRAM

Package Specifications (See Section 11, Fig. 13)

Static Electrical Characteristics (Limits with black dots (•) are tested 100%.)

CHARACTERISTICS	TEST CONDITIONS		V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C				UNITS	
				+25		-55 to +125			
	V _I (V)	I _O (mA)		MIN.	MAX.	MIN.	MAX.		
Quiescent Supply Current (MSI)	I _{CC}	V _{CC} or GND	0	5.5	—	8•	—	160•	μA

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
CAB, CBA	1.25
SAB, SBA	1.2
$\overline{OE}_{AB}$	0.67
$\overline{OE}_{BA}$	1.17
A_n, B_n	0.4

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

HARRIS SEMICONDUCTOR

Recent Additions

CD54AC653/3A

CD54ACT653/3A

T-52-31

SWITCHING CHARACTERISTICS: AC Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$

CHARACTERISTICS	SYMBOL	V_{CC} (V)	-55 to +125°C		UNITS
			MIN.	MAX.	
Propagation Delays: Stored A Data to $\bar{B}$ Bus	t_{PLH}	1.5	—	194	ns
	t_{PHL}	3.3*	4	21.7	
		5†	2.7	15.5	
Stored $\bar{B}$ Data to A Bus	t_{PZL}	1.5	—	194	ns
		3.3	4	23.3	
		5	2.7	15.5	
	t_{PLZ}	1.5	—	232	ns
		3.3	4.7	23.1	
		5	3.2	18.5	
A Data to $\bar{B}$ Bus	t_{PLH}	1.5	—	178	ns
	t_{PHL}	3.3	3.7	19.9	
		5	2.4	14.2	
$\bar{B}$ Data to A Bus	t_{PZL}	1.5	—	178	ns
		3.3	3.7	21.3	
		5	2.4	14.2	
	t_{PLZ}	1.5	—	215	ns
		3.3	4.4	21.5	
		5	3	17.2	
Select to Data (B Bus)	t_{PLH}	1.5	—	194	ns
	t_{PHL}	3.3	4	21.7	
		5	2.7	15.5	
Select to Data (A Bus)	t_{PZL}	1.5	—	194	ns
		3.3	4	23.3	
		5	2.7	15.5	
	t_{PLZ}	1.5	—	232	ns
		3.3	4.7	23.1	
		5	3.2	18.5	
3-State Enabling/Disabling Time (B Bus) Bus to Output or Register to Output	t_{PZL}	1.5	—	194	ns
	t_{PZH}	3.3	4	23.3	
	t_{PLZ}	5	2.7	15.5	
Off-State Enabling/Disabling Time (A Bus) Bus to Output or Register to Output	t_{PZL}	1.5	—	194	ns
	t_{PLZ}	3.3	4	23.3	
		5	2.7	15.5	
Power Dissipation Capacitance	$C_{PD\&}$	—			pF
Min. (Valley) V_{OH} (B Side) During Switching of Other Outputs (Output Under Test Not Switching)	V_{OHV}	5	4 Typ. @ 25°C		V
Max. (Peak) V_{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V_{OLP}	5	1 Typ. @ 25°C		V
Input Capacitance	C_I	—	—	10	pF
3-State Output Capacitance (B Side)	C_O	—	—	15	pF
Off-State Output Capacitance (A Side)	C_O	—	—	15	pF

*3.3 V: min. is @ 3.6 V
max. is @ 3 V

†5 V: min. is @ 5.5 V
max. is @ 4.5 V
min. is @ 5.25 V for 0 to +70°C
max. is @ 4.75 V for 0 to +70°C

$\&C_{PD}$ is used to determine the dynamic power consumption, per package.

For AC, $P_D = V_{CC}^2 C_{PD} f_i + \sum (V_{CC}^2 C_L f_o)$ where f_i = input frequency

f_o = output frequency

C_L = output load capacitance

V_{CC} = supply voltage

Recent Additions

CD54AC653/3A

CD54ACT653/3A

HARRIS SEMICONDUCTOR

T-52-31

SWITCHING CHARACTERISTICS: ACT Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$

CHARACTERISTICS	SYMBOL	V_{CC} (V)	-55 to +125°C		UNITS
			MIN.	MAX.	
Propagation Delays: Store A Data to B Bus	t_{PLH} t_{PHL}	5†	2.7	15.5	ns
Store B Data to A Bus	t_{PZL}	5	2.7	15.5	ns
	t_{PLZ}	5	3.2	18.5	ns
A Data to B Bus	t_{PLH} t_{PHL}	5	2.4	14.2	ns
B Data to A Bus	t_{PZL}	5	2.4	14.2	ns
	t_{PLZ}	5	3	17.2	ns
Select to Data (B Bus)	t_{PLH} t_{PHL}	5	2.7	15.5	ns
Select to Data (A Bus)	t_{PZL}	5	2.7	15.5	ns
	t_{PLZ}	5	3.2	18.5	ns
3-State Enabling/Disabling Time (B Bus) Bus to Output or Register to Output	t_{PZL} t_{PZH} t_{PLZ} t_{PHZ}	5	2.7	15.5	ns
Off-State Enabling/Disabling Time (A Bus) Bus to Output or Register to Output	t_{PZL} t_{PLZ}	5	2.7	15.5	ns
Power Dissipation Capacitance	$C_{PD}\S$	—			pF
Min. (Valley) V_{OH} (B Side) During Switching of Other Outputs (Output Under Test Not Switching)	V_{OHV}	5	4 Typ. @ 25°C		V
Max. (Peak) V_{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V_{OLP}	5	1 Typ. @ 25°C		V
Input Capacitance	C_I	—	—	10	pF
3-State Output Capacitance (B Side)	C_O	—	—	15	pF
Off-State Output Capacitance (A Side)	C_O	—	—	15	pF

†5 V: min. is @ 5.5 V
max. is @ 4.5 V
min. is @ 5.25 V for 0 to +70°C
max. is @ 4.75 V for 0 to +70°C

§ C_{PD} is used to determine the dynamic power consumption, per package.

For ACT, $P_o = V_{CC}^2 C_{PD} f_i + \sum V_{CC}^2 C_L f_o + V_{CC} \Delta I_{CC}$ where f_i = input frequency
 f_o = output frequency
 C_L = output load capacitance
 V_{CC} = supply voltage