

CX20952 Low-Power High Definition Audio CODEC

Data Sheet



General Description

Conexant's CX20952 is a low-power, 102dB Signal-to-Noise Ratio (SNR), High Definition (HD) audio Coder-Decoder (CODEC) that delivers high-quality audio for the mobile Personal Computer (PC) market, including notebooks, ultrabooks, and tablets.

Compliant with Intel's *HD Audio Specification 1.0a*, the CX20952 has audio fidelity that exceeds Microsoft desktop and notebook premium logo requirements, including Windows 8.x. The CX20952 includes two stereo Digital-to-Analog Converters (DACs) and Analog-to-Digital Converters (ADCs), a 2.8W AudioSmart™ class-D, two capless headphones, an integrated headset with a detect/switch, a universal audio jack, line-in/out re-tasking, a subwoofer with a dedicated Equalizer (EQ), four digital microphones, and integrated hardware EQ/Dynamic Range Compression (DRC).

By combining these hardware features with Conexant's extensive voice and speech processing algorithms, the CODEC is the ideal solution for platforms that need Microsoft Lync, Skype, and Automatic Speech Recognition (ASR) certification.

Applications

- Notebooks
- Ultrabooks
- Desktop and all-in-one PCs
- Tablets
- Embedded applications

System Compatibility

- *HD Audio Specification 1.0a*
- Windows XP/Vista/7/8.x
- Microsoft Premium Logo
- Linux
- Android

Features

- Two pairs of independent DACs and ADCs
- Independent sampling rates for DACs and ADCs—supports resolutions ranging from 16-bit to 24-bit, 44.1kHz to 192kHz for DAC, and 44.1kHz to 96kHz for ADC
- 2.8W_{RMS} per channel AudioSmart class-D amplifier
- SpeakerShield technology provides load-based speaker protection independent of driver and application—Protection includes Direct Current (DC), short, near-short, temperature, and power averaging
- Five-band hardware EQ/DRC
- ProCoustic capless stereo headphone driver delivers 52mW into 32W load with no pops
- Built-in four-conductor headset jack support with auto-detection and auto-switching between Apple and Nokia style headsets with in-line command sensing
- Hum noise is prevented on external powered speakers plugged into the headset jack when the system is off
- Universal jack supports all headsets, headphones, external microphones, and external line-in devices
- Input/output re-tasking port enables multi-function jacks and drives external amplifiers for high-power speakers in notebooks and all-in-one PCs
- Record security prevents unwanted recordings—Record secure lock function prevents hacking
- An Inter-Integrated Circuit (I²C) interface allows control of external devices (e.g., amplifiers) in real-time by the audio driver
- Bi-directional External Amplifier Power-Down (EAPD) allows input and output amplifier power controls on one pin
- Multiple General Purpose Input/Outputs (GPIOs) for custom applications
- Integrated Low Drop-Out (LDO) regulators
- Headphone limiter supports GS Mark EN50332-2 without an external Bill Of Materials (BOM)

Revision History

Document No.	Release Date	Change Description
004-952DSR01	03/12/15	Added 1.8V HD link signaling support.
004-952DSR00	08/06/14	Initial release.

Table of Contents

General Description.....	i
Applications	i
System Compatibility	i
Features.....	i
Revision History	ii
Introduction.....	1
Overview.....	1
CX20952 Audio CODEC Features.....	2
System Compatibility	4
Hardware Qualification Process (HQP).....	4
Hardware Interface	5
General	5
High Definition (HD) Audio Host Interface	5
Control Signals	5
Audio Signals.....	5
CX20952 Block Diagram.....	6
Pin Assignments and Signal Definitions.....	7
Absolute Maximum Ratings.....	11
Electrical Characteristics.....	12
Device Performance Specifications.....	13
Power Management and Power Consumption.....	16
Power Management.....	16
Power Supply Minimum/Maximum Ratings	16
Power Consumption	17
Integrated Low Drop-Out (LDO) Regulators	18
Hardware Equalizer (EQ)/Dynamic Range Compression (DRC).....	18
Digital Low-Pass Filters (LPFs), Band-Pass Filters, and Digital High-Pass Filters (HPFs)	19
Alternating Current (AC) Timing Characteristics.....	20
HD Audio Clocks.....	20
Data Output and Input	21
Package Dimensions and Thermal Specifications.....	22
HD Audio Interface.....	24
Overview.....	24

Verbs.....	25
Node ID 00: Root Node	26
Node ID 01: Audio Function Group (AFG).....	27
Nodes 10, 11: DAC 1, 2 Widgets.....	29
Node 12: PC Beep Generator Widget	30
Node 13, 14: ADC 1, 2 Widget	31
Node 15: Mixer Widget	33
Node 16: Port A/Vendor Widget	34
Node 17: Port G.....	35
Node 18: Port B Widget.....	36
Node 19: Port D Widget.....	38
Node 1A: Port C Widget	39
Node 1B: Vendor Widget—EQ and DRC Settings	40
Node 1D: Port E Widget—Headphone or Line-Out	41
Node 1E: Port F	42
Node 1F: Port H.....	43
Ordering Information.....	44

List of Figures

Figure 1: CX20952 Block Diagram	6
Figure 2: CX20952 48-QFN Pad Signals.....	7
Figure 3: Power Supply Rejection for Class-D Amplifier Output.....	14
Figure 4: Power Supply Rejection for Headphone Amplifier Output.....	14
Figure 5: Class-D Output Power vs Load (1% THD)	15
Figure 6: HPF Response	19
Figure 7: BIT_CLK and SYNC Timing Waveforms	20
Figure 8: Data Output and Input Timing Waveforms	21
Figure 9: CX20952 48-QFN Package Drawing.....	22

List of Tables

Table 1: Pad Signal Definitions.....	8
Table 2: Absolute Maximum Ratings	11
Table 3: DC Characteristics—Digital Microphone.....	12
Table 4: DC Characteristics—TTL Compatible (GPIOs, SPKR_MUTE#, and MUSIC_REQ)	12
Table 5: Analog Performance Characteristics	13
Table 6: Device Power State Mapping.....	16
Table 7: DC Supply Voltages.....	16
Table 8: AFG D3 Power Consumption.....	17
Table 9: Full Scale Headphone Playback (32Ω Load)	17
Table 10: Full Scale Class-D Playback (1W per Channel)	17
Table 11: Line-In Recording.....	18
Table 12: BIT_CLK and SYNC Timing Parameters	20
Table 13: HD Audio Output Valid Delay Timing Parameters	21
Table 14: HD Audio Input Setup and Hold Timing Parameters	21
Table 15: Thermal Specifications.....	23
Table 16: Node 0 Responses	26
Table 17: Node 01 Responses	27
Table 18: Node 10 and 11 Responses	29
Table 19: PC Beep Generator Responses	30
Table 20: Node 13 and 14 Responses	31
Table 21: Node 15 Responses	33
Table 22: Node 16 Responses	34
Table 23: Node 17 Responses	35
Table 24: Node 18 Response	36
Table 25: Node 19 Response	38
Table 26: Node 1A Responses	39
Table 27: Node 1B Responses	40
Table 28: Node 1D Responses.....	41
Table 29: Node 1E Response.....	42
Table 30: Node 1F Response.....	43
Table 31: CX20952 Ordering Information and Functions	44

Introduction

Overview

Conexant's CX20952 is a low-power, 102dB SNR, HD audio CODEC that delivers high-quality audio for the mobile PC market, including notebooks, ultrabooks, and tablets.

Compliant with Intel's *HD Audio Specification 1.0a*, the CX20952 has audio fidelity that exceeds Microsoft desktop and notebook premium logo requirements, including Windows 8.x. With two 24-bit stereo DACs that operate at sampling frequencies up to 192kHz and two 24-bit stereo ADCs that operate at sampling frequencies up to 96kHz, the CODEC can support multi-streaming and RTC applications. By combining these hardware features with Conexant's extensive voice and speech processing algorithms, the CODEC is the ideal solution for platforms that need Microsoft Lync, Skype, and ASR certification.

The CX20952 has an integrated AudioSmart class-D amplifier with a programmable High-Pass Filter (HPF) and patented common mode scrambling technology capable of driving 2.8W_{RMS} per channel into a 4Ω load. Devices and speakers have load-based protection, including power averaging, DC detection, short-circuit, near-short, and over-temperature. AudioSmart class-D ensures intelligent power delivery and dynamic signal loudness optimization without speaker damage.

A built-in, five-band hardware EQ and DRC engine optimizes speaker loudness without distortion and enables a high-quality audio experience from internal speakers independent of a driver and operating system. Lock protection provides speaker and microphone safeguards to prevent disabling by hackers.

Two ProCoustic capless headphone drivers produce a full-range frequency response for headphones and line-out devices. Fully integrated headset support includes auto-detect and auto-switch between Apple and Nokia style headsets, and eliminates all external BOM costs. In-line command sensing enables control of third-party applications directly from the headset.

A single universal jack supports headsets, headphones, external microphones, and line-in devices. A re-tasking line-in/out port can be used for multi-function jacks, dock interfaces, high power speakers, and multi-speaker systems. A mono output includes a two-band programmable Low-Pass Filter (LPF) or Band-Pass Filter (BPF) to drive a subwoofer. D3 Live allows external audio devices to play through internal speakers with full speaker EQ/DRC while in system stand-by.

Up to four digital microphones can be connected with programmable output clock and integrated DC offset removal to support all convertible, detachable, and tablet microphone configurations. This includes recording for a two-user facing and two-world facing, three-in-L-shape for portrait/landscape mode usage, two-user facing, and one/two-world facing for environment noise removal. An I²C master controller interface allows control of external devices such as amplifiers in real-time by the audio driver.

Conexant's PopShield technology eliminates pops and clicks during all transition states, and includes active DC offset removal and an innovative Voltage reference (Vref) ramping scheme. The CX20952 has D-Flex power management that exceeds Intel's ECR 15B requirements and consumes minimum power by powering down DACs, ADCs, and amplifiers without pops or clicks.

Conexant offers comprehensive audio software driver support, with both in-house and third-party software APOs, including Andrea Electronics, Creative Labs, Dolby, DTS, Sonic Focus, MaxxAudio, Waves, and more. Conexant's AudioSmart voice and speech processing algorithm suite ensures clear voice communication and speech command and control in noisy environments. The Smart Source Pickup (SSP) does not use or rely on beam-forming techniques, and provides an easy to use powerful solution that requires few or no user controls. The SSP passes the latest Intel ASR certification in portrait and landscape modes with just two microphones, and is available for Windows, Linux, and Android. AudioSmart also offers keystroke, screen tapping, and fan noise suppression.

CX20952 Audio CODEC Features

The following lists the CX20952 audio CODEC features:

- Two pairs of independent DACs and ADCs
- Independent sampling rates for DACs and ADCs—Supports resolutions ranging from 16-bit to 24-bit, 44.1kHz to 192kHz for DAC, and 44.1kHz to 96kHz for ADC
- 2.8W_{RMS} per channel AudioSmart class-D intelligent power delivery and dynamic signal loudness optimization
- Five-band hardware EQ/DRC
- SpeakerShield technology provides load-based speaker protection independent of driver and application—Protection includes DC, short, near-short, temperature, and power optimizer protection
- ProCoustic capless stereo headphone driver delivers 52mW into 32W load with no pops
- Built-in four-conductor headset jack support with auto-detection and auto-switching between Apple and Nokia style headsets with in-line command sensing
- Hum noise is prevented on external powered speakers plugged into the headset jack when the system is off
- Universal jack supports all headsets, headphones, external microphones, and external line-in devices
- Mono output includes a two-band programmable LPF or BPF that can be bypassed to drive full frequency into the subwoofer—Works with a class driver
- Input/output re-tasking port enables multi-function jacks and drives external amplifiers for high-power speakers in notebooks and all-in-one PCs
- Record security prevents unwanted recordings—Record secure lock function prevents hacking
- An I²C master controller interface allows control of external devices (e.g., amplifiers) in real-time by the audio driver
- Analog and digital PC Beep are supported, and Wake-on-beep never misses a beep—even when in low-power mode
- Multiple GPIOs for custom applications
- Speaker mute control input selectively mutes the class-D outputs
- Integrated LDO
- Headphone limiter supports GS Mark EN50332-2 without an external BOM
- Bi-directional EAPD allows input and output amplifier power controls on one pin
- Integrated:
 - 5V to 3.3V LDO voltage regulator for improved analog audio performance
 - 3.3V to 1.8V LDO voltage regulator used to power digital blocks
- 1.5V, 1.8V and 3.3V HD audio link signaling levels are selectable
- Pop Shield II for enhanced pop and click suppression
- Jack sense detects jack events and supports up to four jacks
- An integrated digital mixer is used to record what is playing
- D3 Live allows external audio devices to play to the internal speakers with EQ/DRC and all protection mechanisms while the system is asleep
- D-Flex enhanced power management exceeds Intel ECR 15B requirements
- Compliant with Intel's *HD Audio Specification 1.0a*, and fidelity exceeds Vista/Windows 7/Windows 8.x desktop and notebook Premium Logo requirements

- AudioSmart super wideband voice and speech processing algorithms are available:
 - End-to-end noise reduction
 - Multi-band true stereo Acoustic Echo Cancellation (AEC)
 - SSP
 - Far Field Pickup
 - ASR certification for all form factors and orientations with two microphones
- Keystroke, screen tap, and fan noise suppression
- 10-band digital parametric SmartEQ enhances the sound quality on low-cost speakers
- Night mode boosts vocal clarity while maintaining background sound quality
- Multi-band dynamic EQ further improves the sound quality and loudness on low-cost small speakers and prevents speaker rattle and distortion
- Phantom bass creates virtual bass content on mainstream speakers
- 3D:
 - Expander widens the audio stage for fuller and richer sound
 - Headphone recreates a surround, speaker-like environment in headphones so users can enjoy a richer, fuller music listening experience
- AudioSmart GUI—Advanced audio control panel
- Audio director for classic and multi-stream selections
- Third-party software support includes:
 - DTS, Inc.
 - Dolby
 - Creative Labs
 - ForteMedia
 - Andrea
 - Waves (MaxxAudio)
- Supports 32-bit/64-bit Windows OS and Linux
- Available in a 48-pin, thermally-enhanced Quad Flat No-leads (QFN) package

System Compatibility

- *HD Audio Specification 1.0a*
- Windows XP/Vista/7/8.x
- Microsoft Premium Logo
- Linux
- Android

Hardware Qualification Process (HQP)

The Hardware Qualification Process (HQP) is intended to improve the quality and reliability of board designs using the CX20952. The goals of this process are to:

- Eliminate common design mistakes
- Ensure boards perform well and pass Driver Test Manager (DTM) fidelity requirements with good margin
- Eliminate potential manufacturing issues that may result from a marginal design
- Eliminate country-specific issues
- Eliminate INF problems
- Converge towards standard designs

The HQP process includes review of schematics, board layout, and BOM. All boards must meet the pre-defined criteria. Contact the local Conexant sales office for more details about the HQP process. The HQP process must be performed for all Original Equipment Manufacturer (OEM) designs.

Hardware Interface

General

High Definition (HD) Audio Host Interface

The HD audio host interface conforms to Intel's *HD Audio Specification 1.0a*. The following lists the supported HD audio signals:

- Bit clock (BIT_CLK), input
- Frame sync (SYNC), input
- Serial data output (SDATA_OUT), input
- Serial data input (SDATA_IN), input/output
- Master hardware reset (RESET#), input

Control Signals

The following lists the control signals that are supported from straps or the host:

- Class-D speaker mute (SPKR_MUTE#), input
- Jack sense (JSENSE), input
- GPIOs (GPIO0, GPIO1)
- D3 Live enable, input (MUSIC_REQ)
- EAPD, output

Audio Signals

The following lists the supported audio interface signals:

- Port A (PORTA_L and PORTA_R), capless headphone output/line output, headset
- Port B (PORTB_L and PORTB_R), microphone input/line input with Microphone Bias (micbias) voltage
- Port C (DMIC_DAT), stereo digital microphone for DMIC 1 and 2
- Port D (PortD_A, PortD_B), analog headset mono microphone input (supports Apple/Nokia style headset auto-detection and auto-switching with no BOM)
- Port E (PortE_L, PortE_R), capless headphone output/line output
- Port F (PortF_L, PortF_R), analog re-taskable line-in/line-out port and line-out mono with BPF
- Port G (LEFT+ and RIGHT+), class-D speaker amplifier stereo/mono output
- Port H, (DMIC_DAT1), stereo digital microphone for DMIC 3 and 4
- PC Speaker Beep pass-through (PC_BEEP), input

CX20952 Block Diagram

The following figure shows a simplified block diagram of the CX20952.




Figure 1: CX20952 Block Diagram

Pin Assignments and Signal Definitions

The following figure and [Table](#) show the CX20952 48-QFN device signals by pin number.




Figure 2: CX20952 48-QFN Pad Signals

The following lists the acronyms used in Table 1:

- GND = Ground
- I = Input
- Ia = Input analog
- Id = In Digital
- IHD = Input High Definition
- O = Output
- Oa = Output analog
- Od = Out digital
- PWR = Power
- Ref = Reference

Table 1: Pad Signal Definitions

Label	Pad Number	Type	I/O Type	Signal Name/Description
Power				
VDD0_3.3	4	PWR	I	Digital Supply Voltage. 3.3V—Connect to the 3.3V system.
FILT_1.8V	5	PWR	O	Internally Regulated Digital Core Supply Voltage. 1.8V –5%/10%—Connect to an external decoupling capacitor.
VDD_IO	9	PWR	I	Input/Output Signaling Voltage Supply. Determines the signaling voltage that is being used on the host system. When VDD_IO is: <ul style="list-style-type: none"> • 1.5V, the device uses 1.5V signaling on the HDA interface pins • 1.8V, the device uses 1.8V signaling on the HDA interface pins • 3.3V, the device uses 3.3V signaling on the HDA interface pins
LPWR_5.0	16	PWR	I	Supply Voltage for Class-D Amplifier, Left Channel. 5V—Connect to RPWR_5.0. Connect LPWR_5.0/RPWR_5.0, and then to the 5V system supply.
RPWR_5.0	19	PWR	I	Supply Voltage for Class-D Amplifier, Right Channel. 5V—Connect to LPWR_5.0. Connect LPWR_5.0/RPWR_5.0, and then to the 5V system supply.
DVDD_3.3	21	PWR	I	Charge Pump Input Supply Voltage. 3.3V—Connect to the 3.3V system.
FLY_P	22	PWR	Ref	Charge Pump Negative Transfer Charge. Connected to FLY_N through a 1µF capacitor.
FLY_N	23	PWR	Ref	Charge Pump Negative Transfer Charge. Connected to FLY_P through a 1µF capacitor.
AVEE	24	PWR	O	Internally Generated Analog Negative Supply. –2.0V –10%/15%—Connect to an external decoupling capacitor. <p style="text-align: center;">Note: If headphone boost is enabled, this is –2.6V.</p>
AVDD_HP	29	PWR	I	Supply Input Voltage for Headphone Amplifiers. 3.3V—Connect to the 3.3V system.
AVDD_3.3	32	PWR	O	Output Voltage from LDO. 3.3V –5%/10%—Connect to an external decoupling capacitor.
AVDD_5V	33	PWR	I	Analog Supply Input Voltage for LDO. 5V—Connect to the 5V system supply.
Ground (GND)				
HGNDA	30	GND	GND	Headset Microphone Ground. Microphone: <ul style="list-style-type: none"> • Ground terminal for Apple-style headsets • Bias for Nokia-style headsets

Label	Pad Number	Type	I/O Type	Signal Name/Description
HGNDB	31	GND	GND	Headset Microphone Ground. Microphone: <ul style="list-style-type: none">• Ground terminal for Nokia-style headsets• Bias for Apple-style headsets
GND	49	GND	GND	CODEC Ground. Thermal/electrical GND paddle of the device. Connect to the system and audio ground.
HD Audio Interface				
SDATA_OUT	6	I	IHD	Serial Data Output. Serial input data stream from an HDA controller. <ul style="list-style-type: none">• Reset state = Low• Standard load = 50pF Connect to SDATA_OUT through 33Ω.
BIT_CLK	7	I	IHD	Bit Clock. 24MHz serial data input bit clock from the HDA link. Connect to BIT_CLK.
SDATA_IN	8	I/O	IHD	Serial Data Input. Serial output data stream to the HDA controller. Functions as an input during CODEC initialization. Controller has a weak pull-down resistor to prevent spurious events in electrically noisy environments. Connect to SDATA_IN through 33Ω.
SYNC	10	I	IHD	Frame Sync. 48kHz fixed rate sample HDA sync input. Synchronization pulse from an HDA compliant controller to all of the HDA compliant CODECs on the link. This signal is nominally a 0.167µs wide pulse that is used to synchronize the HDA. <ul style="list-style-type: none">• Reset state = Low• Standard load = 50pF SYNC is derived from dividing BIT_CLK by 500. Connect to SYNC.
RESET#	11	I	IHD	Master Hardware Reset. Active low HDA link reset signal. The minimum width of this pulse must be 100µs. Connect directly to RESET.
Reference Voltage Connections				
CLASSD_REF	13	Ref	Ref	Class-D Amplifier Reference Voltage. Connect to the RPWR_5.0/LPWR_5.0 voltage supply through an external capacitor.
VREF_1.65V	34	Ref	Ref	Analog Reference Voltage. 1.65V –6%/12%—Connect to an external decoupling capacitor.
GPIOs				
DMIC_DAT	1	I	Id	DMIC Data Input. Supports the first pair of stereo DMICs.
DMIC_CLK	48	O	Od	DMIC Clock Output. Programmable output DMIC clock for all four DMICs.
DMIC_DAT/ GPIO1	45	I/O	Id/Od	Multi-purpose I/O Pin. Use: <ul style="list-style-type: none">• DMIC_DAT1 for the microphone data input• GPIO1 for GPIO applications
SPKR_MUTE#	47	I	Id	Class-D Speaker Mute. External control input to mute class-D speakers. Active low. Optional.
GPIO2	42	I/O	Id/Od	GPIO.

Label	Pad Number	Type	I/O Type	Signal Name/Description
MUSIC_REQ/GPIO0	43	I/O	Id/Od	Multi-purpose I/O Pin. Use: <ul style="list-style-type: none">• MUSIC_REQ to enable the D3 Live mode• GPIO0 for GPIO applications
Audio Analog Signals				
LEFT+	15	O	Oa	Class-D Amplifier Output, Left Channel, Positive.
LEFT-	17	O	Oa	Class-D Amplifier Output, Left Channel, Negative.
RIGHT-	18	O	Oa	Class-D Amplifier Output, Right Channel, Negative.
RIGHT+	20	O	Oa	Class-D Amplifier Output, Right Channel, Positive.
PORTA_L	27	O	Oa	Headphone Output/Line Output, Left Channel. A ProCoustic (capless) headphone output.
PORTA_R	28	O	Oa	Headphone Output/Line Output, Right Channel. A ProCoustic (capless) headphone output.
PORTD_A_MIC	37	I	la	Headset Microphone Input. Mono microphone input for Apple-style headsets.
PORTD_B_MIC	38	I	la	Headset Microphone Input. Mono microphone input for Nokia/OMTP-style headsets.
PORTB_L_LINE	39	I	la	Microphone Input/Line Input, Left Channel. With micbias voltage.
PORTB_R_LINE	40	I	la	Microphone Input/Line Input, Right Channel. With micbias voltage.
PORTE_L	25	I/O	I/Oa	Headphone Output/Line Output, Left Channel. A ProCoustic (capless) headphone output.
PORTE_R	26	I/O	I/Oa	Headphone Output/Line Output, Right Channel. A ProCoustic (capless) headphone output.
PORTF_L	35	O	I/Oa	Input/Output Re-tasking Line Level, Left Channel. Mono line-out for a subwoofer; includes hardware BPF.
PORTF_R	36	O	I/Oa	Input/Output Re-tasking Line Level, Right Channel. Supports the mono mode for a subwoofer; includes hardware BPF.
MICBIASB	41	Ref	Ref	Micbias Voltage for Port B.
EAPD	44	O	Od	External Amplifier Power Down. Use to power off external amplifiers driving speakers and subwoofers for power saving.
JSENSE	46	I/O	I/Oa	Jack Sense Input.
I²C Interface				
I ² C_CLK	2	O	Od	I²C Clock Output.
I ² C_DAT	3	I/O	I/Oa	I²C Data In/Out.

Absolute Maximum Ratings

The following table lists the device's absolute maximum ratings.

- DC characteristics = TTL compatible (GPIOs, SPKR_MUTE#, MUSIC_REQ) lists the devices' DC characteristics for the TTL-compatible I/Os.
- Host signal characteristics = HD audio lists the host's required DC characteristics for the HD audio interface signals.

Table 2: Absolute Maximum Ratings

Parameter	Symbol	Limits	Units
Supply Voltage	DVDD_3.3/VDDO_3.3	3.6	V
	VDD_IO	3.6/1.65 ¹	
	AVDD_HP	3.6	
	AVDD_5V	5.5	
	RPWR_5.0/LPWR_5.0	5.5	
Digital Input Voltage	V _{ind}	-0.7 to 4	V
Analog Input Voltage	V _{ina}	-0.7 to 4	V
DC Clamp Current, Input	I _{ik}	<u>±</u> 20	mA
DC Clamp Current, Output	I _{ok}	<u>±</u> 20	mA
Storage Temperature Range	T _{stg}	-55 to 125	°C
Operating Temperature Range	T _{op}	0 to 70	°C

1 = Depends on the HD audio signaling level.

Electrical Characteristics

The following table lists the electrical characteristics for the DMIC.

Table 3: DC Characteristics—Digital Microphone

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Input Voltage Low	V _{IL}	-0.3	-	0.35 x VDDO_3.3	V	-
Input Voltage High	V _{IH}	0.65 x VDDO_3.3	-	3.3	V	-
Output Voltage Low	V _{OL}	-	-	0.4	V	-
Output Voltage High	V _{OH}	VDDO_3.3 - 0.4	-	-	V	-
Drive Strength	-	0.3	4	6.8	mA	Adjustable

Note:

- Test conditions unless otherwise stated:
 - VDDO_3.3 = 3.3 ± 0.165 VDC
 - TA = 0°C to 70°C
- Input load 20µA (weak pull-down)

The following table lists the device's DC characteristics for the TTL-compatible I/Os.

Table 4: DC Characteristics—TTL Compatible (GPIOs, SPKR_MUTE#, and MUSIC_REQ)

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Input Voltage	V _{IN}	-	-	4	V	-
Input Voltage Low	V _{IL}	-0.5	-	0.8	V	-
Input Voltage High	V _{IH}	2	-	Vdd+0.5	V	-
Output Voltage Low	V _{OL}	0	-	0.4	V	-
Output Voltage High	V _{OH}	2.4	-	Vdd	V	-
GPIO Output Sink Current at 0.4V Maximum	-	-	-	12	mA	-
GPIO Output Source Current at 2.97V Minimum	-	-	-	12	mA	-
GPIO Rise/fall Time	-	-	-	4	ns	25% to 75%

Note: Test conditions unless otherwise stated:

- VDDO_3.3 = 3.3 ± 0.165 VDC
- TA = 0°C to 70°C
- External load = 50pF

Device Performance Specifications

The tables and graphs in this section illustrate the device's analog performance.

Table 5: Analog Performance Characteristics

Parameter	Minimum	Typical	Maximum	Units
Headphone Output				
Full Scale Output Voltage	-	1	-	V _{RMS}
Dynamic Range (Measured with -60dBFS Signal Present)	-	99	-	dBFS
Total Harmonic Distortion Plus Noise (THD+N), Measured at -3dBFS	-	-86	-	dB
Channel Crosstalk	-	-75	-	dBFS
Analog Frequency Response (± 3 dB at 20Hz, ± 1 dB at 20000Hz)	20	-	20000	Hz
Class-D Speaker Amplifier Outputs				
Full Scale Output Voltage (into 4Ω)	-	4	-	V _p
	-	2.90	-	V _{RMS}
Dynamic Range (Measured with -60dBFS Signal Present)	-	94	-	dBFS
THD+N, Measured at -3dBFS	-	-65	-	dBFS
Analog Frequency Response (± 3 dB at 20Hz, ± 1 dB at 20000Hz)	20	-	20000	Hz
Efficiency (Measured at 1W/Ch)	-	85	-	%
Line Inputs				
Full Scale Input Voltage	1	-	-	V _{RMS}
Dynamic Range (Measured with -60dBFS Signal Present)	-	92	-	dBFS
THD+N, Measured at -3dBFS	-	-87	-	dB
Channel Crosstalk	-	-84	-	dBFS
Analog Frequency Response (± 3 dB at 200Hz, ± 1 dB at 20000Hz)	20	-	20000	Hz
Input Resistance—0dB	-	15.8	-	kΩ
Input Capacitance	-	5	-	pF
Microphone Inputs				
Full Scale Input Voltage with:				
20dB boost	0.1	-	-	V _{RMS}
Boost off	1	-	-	-
Dynamic Range (Measured with -60dBFS Signal Present)	-	92	-	dBFS
THD+N, Measured at -3dBFS	-	-87	-	dB
Channel Crosstalk (Measured at 1kHz, 0dB Gain)	-	-84	-	dBFS
Analog Frequency Response (± 3 dB at 200Hz, ± 1 dB at 20000Hz)	100	-	20000	Hz
Input Resistance				
0dB	15.8	-	-	kΩ
10dB–40dB	5	-	-	-
Input Capacitance	-	5	-	pF




Figure 3: Power Supply Rejection for Class-D Amplifier Output




Figure 4: Power Supply Rejection for Headphone Amplifier Output




Figure 5: Class-D Output Power vs Load (1% THD)

Power Management and Power Consumption

Power Management

Advanced power management features allow the device to conserve additional power by disabling/enabling individual functional blocks.

Table 6: Device Power State Mapping

Device State	System State	Wake-up Time	Description
D0	S0	-	Device is in full power.
D1, D2	S0-Idle	1ms	Lower power standby (LP1). Transition time to full power is 1ms.
D3	S0-Idle	10ms 75ms	Lowest power standby (LP2). Transition time to full power is 10ms, and an additional 75ms for full fidelity.
D4	S3	200ms	Standby, prepare for shutdown. Transition time to full power 200ms.
D4	S4	200ms	Hibernate, prepare for shutdown. Transition time to full power 200ms.

Power Supply Minimum/Maximum Ratings

The following table shows the required voltages at the various supply input pins of the devices.

Table 7: DC Supply Voltages

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Digital Voltage Supply	VDDO_3.3	3.165	3.3	3.465	V	-
Charge Pump Supply	DVDD_3.3	3.165	3.3	3.465	V	-
HDA Bus Signaling Supply, 3.3V	VDD_IO	3.165	3.3	3.465	V	-
HDA Bus Signaling Supply, 1.8V	VDD_IO	1.71	1.8	1.89	V	-
HDA Bus Signaling Supply, 1.5V	VDD_IO	1.425	1.5	1.575	V	-
Class-D Amp Supply, Left Channel	LPWR_5.0	4.75	5	5.25	V	-
Class-D Amp Supply, Left Channel	RPWR_5.0	4.75	5	5.25	V	-
Headphone Voltage Supply	AVDD_HP	3.165	3.3	3.465	V	-
5V-to-3.3V Regulator Input	AVDD_5V	4.75	5	5.25	V	-

Power Consumption

Test conditions for the nominal device are at 25°C. The tables in this section provide the power consumption parameters.

Table 8: AFG D3 Power Consumption

Power Rail (V)	Bit_CLK		No BIT_CLK		
	mA	mW	mA	mW	
AVDD_5V	5	1.219	6.1	0.6	3
AVDD_HP	3.3	0.03	0.1	0.03	0.1
SPKPWR	5	0.4	2	0.4	2
VDDO_3.3	3.3	2.7	9.1	0.38	1.3
VDD_IO	3.3	0.2	0.7	0	0
DVDD_3.3	3.3	0.07	0.2	0.06	0.2
Total Power Consumption (mW)		18.2		6.6	

Table 9: Full Scale Headphone Playback (32Ω Load)

Power Rail (V)	Play 0dB Sine Wave to Capless HP	
	mA	mW
AVDD_5V	5	7.2
AVDD_HP	3.3	30.7
SPKPWR	5	0.5
VDD_IO	3.3	20.5
VDDIO_3.3	3.3	0.2
DVDD_3.3	3.3	40.4
Total Power Consumption (mW)		341.4

Table 10: Full Scale Class-D Playback (1W per Channel)

Power Rail (V)	Play 0dB Sine Wave to Class-D (1W)	
	mA	mW
AVDD_5V	5	14.3
AVDD_HP	3.3	0
SPKPWR	5	473.3
VDDO_3.3	3.3	20.5
VDD_IO	3.3	0.2
DVDD_3.3	3.3	0.9
Total Power Consumption (mW)		2509.4

Table 11: Line-In Recording

Power Rail (V)	Line-In Record from Port B	
	mA	mW
AVDD_5V	5	8.8
AVDD_HP	3.3	0
SPKPWR	5	0.5
VDDO_3.3	3.3	18.9
VDD_IO	3.3	0.4
DVDD_3.3	3.3	0.1
Total Power Consumption (mW)		110.2

Integrated Low Drop-Out (LDO) Regulators

The devices feature the following two integrated LDO voltage regulators:

- 5V to 3.3V regulator = Although the output of this voltage regulator (AVDD_3.3) can be used to power external circuitry (e.g., low-power analog), external current consumption from the regulator should be limited to no more than 30mA. Additionally, caution should be used when powering external circuitry, and use filtering (e.g., ferrite bead plus capacitor) to prevent the external circuitry from adding noise to the AVDD_3.3 voltage rail.
- 3.3V to 1.8V regulator = The output of this voltage regulator (FILT_1.8) can also be used to power external circuitry (e.g., discrete logic).

Hardware Equalizer (EQ)/Dynamic Range Compression (DRC)

Five-band EQ/DRC is normally used in the class-D path to protect and equalize the performance of the typically small speakers found in notebooks. The five-channel EQ is implemented with five bi-quad filters that are programmable. The hardware DRC helps to get maximum loudness from speakers while preventing distortion. Easy-to-use tuning tools are available on request.

Digital Low-Pass Filters (LPFs), Band-Pass Filters, and Digital High-Pass Filters (HPFs)

For subwoofer applications, the mono output port supports a two-band hardware programmable LPF or band-pass filter. This port can be bypassed to drive full frequency band audio to the subwoofer if necessary, and works with a class driver.

The device features a hardware digital HPF that is intended to be applied to the DAC that is mapped to the class-D speaker port (assumed to drive external amplifier or powered speakers). The HPF is enabled and set to 120Hz by default. The cut-off frequency can be adjusted from 30Hz to 1890Hz in 30Hz increments. The purpose of this high-pass is to prevent audio content with a significant DC offset from heating and possibly damaging speakers on systems that do not enable EQ/DRC. Audio content with a large DC component can easily be found in homemade movies and Internet sites.




Figure 6: HPF Response

Alternating Current (AC) Timing Characteristics

HD Audio Clocks

The BIT_CLK signal is a 24MHz clock that is sourced from the HD audio controller and connected to all CODECs on the link. [Figure 7](#) and [Table 12](#) show the HD audio clock waveforms and timing parameters.




Figure 7: BIT_CLK and SYNC Timing Waveforms

Table 12: BIT_CLK and SYNC Timing Parameters

Parameter	Symbol	Minimum	Typical	Maximum	Units
BIT_CLK Frequency	-	23.9976	24	24.0024	MHz
BIT_CLK Period	Tclk_period	41.363	41.67	41.971	ns
BIT_CLK Output Jitter	-	-	150	500	Ps
BIT_CLK High Pulse Width ^{1,2}	Tclk_high	18.75	-	22.91	ns
BIT_CLK Low Pulse Width ^{1,2}	Tclk_low	18.75	-	22.91	ns
SYNC Frequency ³	-	-	48	-	kHz
SYNC Period	Tsync_period	-	20.8	-	μs
SYNC High Pulse Width	Tsync_high	-	4 x Tclk_period	-	μs

1 = 47.5pF–70pF external load.

2 = Worst-case duty cycle restricted to 40/60.

3 = The SYNC frequency is equal to the BIT_CLK frequency, divided by 500.

Data Output and Input

Figure 8 illustrates the data output and input waveforms, and Table 13 and Table 14 list the timing parameters.




Figure 8: Data Output and Input Timing Waveforms

Table 13: HD Audio Output Valid Delay Timing Parameters

Parameter	Symbol	Minimum	Typical	Maximum	Units
Output Valid Delay from Rising Edge of BIT_CLK	Tco	3	-	11	ns

Note:

- The timing is for SDATA and SYNC outputs with respect to BIT_CLK at the device driving the output.
- 50pF external load.

Table 14: HD Audio Input Setup and Hold Timing Parameters

Parameter	Symbol	Minimum	Typical	Maximum	Units
Input Setup at Both Rising and Falling Edge of BIT_CLK	Tsetup	5	-	-	ns
Input Hold at Both Rising and Falling Edge of BIT_CLK	Thold	5	-	-	ns

Note:

- The timing is for SDATA and SYNC inputs with respect to BIT_CLK at the device latching the input.
- The CX20952 does not impose a maximum value on the system.

Package Dimensions and Thermal Specifications

The following figure shows the package drawing for the device.




Figure 9: CX20952 48-QFN Package Drawing

The following table defines the thermal specifications.

Table 15: Thermal Specifications

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Theta-J _A (Junction-to-Ambient Thermal Resistance)	θ_{JA}	-	32.5	-	°C/W	Four-layer PCB with solid ground plane and thermal vias (still air).
Psi-J _T (Junction-to-Package Top Thermal Characterization Parameter)	Ψ_{JT}	-	0.22	-	°C/W	Four-layer PCB with solid ground plane and thermal vias (still air).

Note: Measurements per JEDEC EIA/JESD 51. The θ_{JA} of application boards with more than four layers stay the same or improve if the PCB construction is similar to the JEDEC EIA/JESD 51 defined four-layer PCB (2S2P plus vias).

HD Audio Interface

Overview

The HD audio interface is a five-pin interface:

- Clock (BIT_CLK)
- Serial data in (SDATA_IN)
- Serial data out (SDATA_OUT)
- SYNC
- RESET#

The clock is provided by the controller at a frequency of 24MHz. Because the SDATA_OUT signal is provided by the controller and contains data for every edge of the 24MHz clock, the CX20952 must sample data on both rising and falling edges of SDATA_OUT.

The SYNC signal not only signals the beginning of the 500 clock frame, it designates the beginning of the data for each stream and indicates which stream of data is to be on SDATA_OUT next (streams do not need to appear in order; the controller may do as it likes). Channels are another way of organizing the serial data. Each stream has at least one channel. Each stream must start with channel 0 and proceed without interruption until all the assigned channels are exhausted. A stereo pair takes two adjacent channels.

The SDATA_IN signal contains the CX20952 data headed towards the controller, and is only generated on rising edges. This includes information read from the HD audio registers, ADC, and incoming modem data. The stream and channel are indicated before the data is transmitted on SDATA_IN (refer to Intel's *HD Audio Specification 1.0a* for the format). The SDATA_IN signal is responsible for knowing the device number, which is the CODEC Address (CAd) in Intel's *HD Audio Specification 1.0a*. During the last clock of the first sync after a Power-on Reset (PoR), the SDATA_IN is driven high by the CX20952 for one clock cycle. This indicates to the controller the need for a CAd. The CX20952 then stops driving the SDATA_IN signal, and the controller begins to drive it. The controller drives SDATA_IN high through the next sync, and the CAd is assigned by the number of clocks after the fall of sync that it takes for the SDATA_IN to fall. The interface then turns around again, and SDATA_IN is an output from the CX20952 until reset.

Intel's *HD Audio Specification 1.0a* also contains one other concept of an unsolicited message. Unsolicited messages can occur for a number of reasons, such as timers, ringing phones, answers from the device to a register read, etc. Because the bus has no interrupt, these reasons are taken care of in unsolicited messages. If the controller was not addressing the CAd assigned to the CX20952 during the previous frame and if one of these unsolicited messages is needed (and enabled), the CX20952 uses the first cycles after the sync on SDATA_IN to alert the controller to the event. Only one event can be signaled in a frame.

The CX20952 only sends the message once, and does not expect any sort of acknowledgment from the controller.

Verbs

This section describes how this device interacts with the verbs defined in Intel's *HD Audio Specification 1.0a*. Each of the following subsections describe the verb IDs, parameters/payload, and corresponding responses that apply to that node.

Verbs are commands and queries that are passed from the HD audio controller to the CODECs on the HD audio bus. Responses are data passed from the HD audio CODEC to the HD audio controller. All controller verbs must be followed by a CODEC response. Unsolicited responses from the CODEC are data transmitted without a controller verb request.

A 1 in the:

- Valid bit position indicates the Response field contains a valid response.
- UnSol bit position is meaningful only when the Valid bit is set, and indicates that the response is unsolicited rather than in reply to a verb.

The 32 actual response bits vary in format and are each documented in Intel's *HD Audio Specification 1.0a*.

Note: For more information regarding the verbs, controller, CODEC commands, and control protocol, refer to Intel's *HD Audio Specification 1.0a* document.

Each node in the CODEC is addressed using a CAd that is assigned to the CODEC during initialization, and the Node's ID (NID). The concatenation of the CAd and NID provide a unique address that allows commands to reference a specific node within the audio subsystem.

The entire verb is formed by pre-pending the CAd and the NID to the verb ID and parameter/payload. In this section's tables and descriptions, the CAd and NID are not listed as part of the verb.

Register values may have up to five letters included with their default value. These letters indicate which of the possible reset events force the register to its default value. The five letters are as follows:

- P = Power-on reset
- R = HD audio reset pin assertion
- V = Single verb reset
- W = Double verb reset
- D = D-state change reset

Only the letters in the list force the register to its default value.

Node ID 00: Root Node

Table 16 defines a root note that has one Audio Function Group (AFG). This device is compliant with and follows the guidelines given in Intel's *HD Audio Specification 1.0a* and the *Windows Logo Program Device Requirements* for Windows 7 and Windows 8.

Table 16: Node 0 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Vendor ID	F00h	00h	14F151D7h	-	CX20952.
Revision ID	F00h	02h	0x00100000	-	-
Subordinate Node Count	F00h	04h	0x00010001	-	AFG.

Node ID 01: Audio Function Group (AFG)

The following table describes an AFG.

Table 17: Node 01 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Subordinate Node Count	0xF00	0x04	0x0010000F	-	<ul style="list-style-type: none"> Starting node = 10 Node count = 15
Function Group	0xF00	0x05	0x00000101	-	<ul style="list-style-type: none"> AFG Unsolicited capable
AFG Capabilities	0xF00	0x08	0x00010F0F	-	<ul style="list-style-type: none"> Sample delay in and out is 16 PC Beep generation
PCM Size and Rate	0xF00	0x0A	0x000E0160	-	<ul style="list-style-type: none"> 16-bit and 24-bit 44.1kHz, 48kHz, and 96kHz
PCM Format	0xF00	0x0B	0x00000001	-	PCM only.
Supported Power States	0xF00	0x0F	0xE000001F	-	EPSS, clock stop, D0, D1, D2, D3, and D4.
GPIO Count	0xF00	0x11	0xC0000002	-	Two GPIOs, unsolicited message, and wake.
Get Power State	0xF05	0x00	0x00000abc	0x000000633 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Unsolicited	0xF08	0x00	0x000000aa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get GPIO Data	0xF15	0x00	0x000000aa	0x00000000 (P,W)	aa = GPIO data.
Set GPIO Data	0x715	0xaa	0x00000000	-	aa = GPIO data.
Get GPIO Enable	0xF16	0x00	0x000000aa	0x00000000 (P,W)	aa = GPIO enable.
Set GPIO Enable	0x716	0xaa	0x00000000	-	aa = GPIO enable.
Get GPIO Direction	0xF17	0x00	0x000000aa	0x00000000 (P,W)	aa = GPIO direction.
Set GPIO Direction	0x717	0xaa	0x00000000	-	aa = GPIO direction.
Get GPIO Wake	0xF18	0x00	0x000000aa	0x00000000 (P,W)	aa = GPIO wake.
Set GPIO Wake	0x718	0xaa	0x00000000	-	aa = GPIO wake.
Get GPIO UM Enable	0xF19	0x00	0x000000aa	0x00000000 (P,W)	aa = Unsolicited message enable.
Set GPIO UM Enable	0x719	0xaa	0x00000000	-	aa = Unsolicited message enable.
Get GPIO Sticky Mask	0xF1A	0x00	0x000000aa	0x00000000 (P,W)	aa = Sticky mask.
Set GPIO Sticky Mask	0x71A	0xaa	0x00000000	-	aa = Sticky mask.

Table 17: Node 01 Responses (Continued)

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x00000000 (P)	<ul style="list-style-type: none"> • aa = Config4 • bb = Config3 • cc = Config2 • dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.
Get Subsystem ID	0xF20– 0xF23	0x00	0xaaaaabbcc	0x14F10101 (P)	<ul style="list-style-type: none"> • aaaa = Subsystem ID • bb = SKU ID • cc = Assembly ID
Set Subsystem ID 1	0x720	0xaa	0x00000000	-	aa = Assembly ID.
Set Subsystem ID 2	0x721	0xaa	0x00000000	-	aa = SKU ID.
Set Subsystem ID 3	0x722	0xaa	0x00000000	-	aa = Subsystem ID low byte.
Set Subsystem ID 4	0x723	0xaa	0x00000000	-	aa = Subsystem ID high byte.
Soft Reset	0x7FF	0x00	0x00000000	-	-

Nodes 10, 11: DAC 1, 2 Widgets

The following table describes a stereo DAC that supports 16-bit, 20-bit, and 24-bit widths, and 44.1kHz, 48kHz, 96kHz, and 192kHz sample rates.

Table 18: Node 10 and 11 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Converter Format	0xA	0x0000	0x0000aaaa	0x00000031 (P,W)	aaaa = Converter format.
Set Converter Format	0x2	0xaaaa	0x00000000	-	aaaa = Converter format.
Get Amp Gain	0xB80	0x00	0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
	0xBA0	0x00			
Set Amp Gain	0x390	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Right and left gain
	0x3A0				
	0x3B0				
Audio Widget DAC	0xF00	0x09	0x00000C1D	-	DAC—analog.
PCM Size and Rate	0xF00	0x0A	0x000A0060 0x000A00560	0x000A0060	<ul style="list-style-type: none"> 16-bit and 24-bit, 44.1kHz and 48kHz 96kHz and 192kHz
PCM Format	0xF00	0x0B	0x00000001	-	PCM only.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Output Amp Capabilities	0xF00	0x12	0x80034A4A	-	<ul style="list-style-type: none"> Mute, 1dB step, step 74 is 0dB 74 of 80 steps are exposed
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Converter Stream/Channel	0xF06	0x00	0x000000ab	0x00000000 (P, R, V, W, D)	<ul style="list-style-type: none"> a = Stream b = Channel position
Set Converter Stream/Channel	0x706	0xab	0x00000000	-	<ul style="list-style-type: none"> a = Stream b = Channel position
Get EAPD	0xF0C	0x00	0x0000000a	0x00000000 (P,W)	a = Left/right swap.
Set EAPD	0x70C	0x0a	0x00000000	-	a = Left/right swap.

Node 12: PC Beep Generator Widget

Table 19 describes a beep generator. PC beep is mixed in with all enabled output ports while in D0. When the PC beep input pin is connected but inactive, while not toggling no system noise is injected on the output pins. If the PC beep input is left unconnected, there is no impact on the performance of the output ports.

This is a mono widget. Only the left channel volume request is valid. Any request, read, or write with the right channel is ignored and returns 0x00000000. If both left and right are present in the request, only the value from the left side is used.

The beep gain level range (-4dB to -32dB) is for the speaker port. The default setting is -28dB on the speaker, and -46dB on the headphone.

Table 19: PC Beep Generator Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xBA0	0x00	0x0000000a	0x00000001 (P,W)	aa = Left gain.
Set Amp Gain	0x3A0	0xaa	0x00000000	-	• aa = Left gain
	0x3B0				• aa = Left gain
Audio Widget PC Beep	0xF00	0x09	0x0070000C	-	PC Beep generator with an output amp.
Get Output Amp Capabilities	0xF00	0x12	0x000F0707	-	4dB step, eight steps, and step 8 is -4dB.
Get Beep Generation Control	0xF0A	0x00	0x000000aa	0x00000000 (P,W)	aa = Divider.
Set Beep Generation Control	0x70A	0xaa	0x00000000	-	aa = Divider.

Node 13, 14: ADC 1, 2 Widget

[Table 20](#) describes a stereo ADC that supports 16-bit and 24-bit widths, and 44.1kHz, 48kHz, and 96kHz sample rates. The ADC has a gain stage and a stereo one-of-four input selector.

Table 20: Node 13 and 14 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Converter Format	0xA	0x0000	0x0000aaaa	0x00000031 (P,W)	aaaa = Converter format.
Set Converter Format	0x2	0xaaaa	0x00000000	-	aaaa = Converter format.
Get Index 0 Amp Gain	0xB00	0x00	0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain
	0xB20		0x000000aa		
Get Index 1 Amp Gain	0xB00	0x01	0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain
	0xB20		0x000000aa		
Get Index 2 Amp Gain	0xB00	0x02	0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain
	0xB20		0x000000aa		
Get Index 3 Amp Gain	0xB00	0x03	0x000000aa	0x0000004A (P,W)	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain
	0xB20		0x000000aa		
Set Index 0 Amp Gain	0x350	0xaa	0x00000000	-	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain • aa = Left and right gain
	0x360				
	0x370				
Set Index 1 Amp Gain	0x351	0xaa	0x00000000	-	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain • aa = Left and right gain
	0x361				
	0x371				
Set Index 2 Amp Gain	0x352	0xaa	0x00000000	-	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain • aa = Left and right gain
	0x362				
	0x372				
Set Index 3 Amp Gain	0x353	0xaa	0x00000000	-	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain • aa = Left and right gain
	0x363				
	0x373				
Audio Widget ADC	0xF00	0x09	0x00100D1B	-	ADC—analog.
PCM Size And Rate	0xF00	0x0A	0x000A0160	-	16-bit and 24-bit/44.1kHz, 48kHz, and 96kHz.
PCM Format	0xF00	0x0B	0x00000001	-	PCM only.
Input Amp Capabilities	0xF00	0x0D	0x8003504A	-	Mute, 1dB step, 80 steps, and step 74 is 0dB.
Connection Length	0xF00	0x0E	0x00000004 0x00000003	-	<ul style="list-style-type: none"> • Connected to 4 • Node 14 reduces to three connections if node 1A is an analog stereo
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Connection Select	0xF01	0x00	0x0000000a	0x00000000 (P,W)	a = Connection index.
Set Connection Select	0x701	0x0a	0x00000000	-	a = Connection index.
Get Connection List	0xF02	0x00	0x1E191A18 0x1A151E19 0x00151E19	-	<ul style="list-style-type: none"> • Node 13 • Node 14 • Node 14 reduces to three connections if node 1A is an analog stereo

Table 20: Node 13 and 14 Responses (Continued)

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> • a = Settings reset • b = Actual state • c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Converter Stream/ Channel	0xF06	0x00	0x000000ab	0x00000000 (P, R, V, W, D)	<ul style="list-style-type: none"> • a = Stream • b = Channel position
Set Converter Stream/ Channel	0x706	0xab	0x00000000	-	<ul style="list-style-type: none"> • a = Stream • b = Channel position
Get EAPD	0xF0C	0x00	0x0000000a	0x00000000 (P,W)	a = Left/right swap.
Set EAPD	0x70C	0x0a	0x00000000	-	a = Left/right swap.

Node 15: Mixer Widget

Table 21: Node 15 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Index 0 Amp Gain	0xB00	0x00	0x000000aa	0x00000000 (P,W)	• a = Right gain • a = Left gain
		0xB20	0x000000aa		
Get Index 1 Amp Gain	0xB00	0x01	0x000000aa	0x00000000 (P,W)	• a = Right gain • a = Left gain
		0xB20	0x000000aa		
Set Index 0 Amp Gain	0x350	0xaa	0x00000000	-	• a = Right gain • a = Left gain • a = Left and right gain
		0x360			
		0x370			
Set Index 1 Amp Gain	0x351	0xaa	0x00000000	-	• a = Right gain • a = Left gain • a = Left and right gain
		0x361			
		0x371			
Audio Widget Mixer	0xF00	0x09	0x0020050B	-	Mixer with an input amplifier.
Input Amp Capabilities	0xF00	0x0D	0x80034A4A	-	Mute, 1dB step, 74 steps, and step 74 is 0dB.
Connection Length	0xF00	0x0E	0x00000002	-	Connected to 2.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Connection List	0xF02	0x00	0x00001110	-	Connected to DAC 1, DAC 2.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	• a = Settings reset • b = Actual state • c = Requested state The settings reset is cleared by this verb or any write to this node.
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.

Node 16: Port A/Vendor Widget

The following table describes a pin that has selectable headphone or line drive and supports jack sensing.

Table 22: Node 16 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Audio Widget Pin	0xF00	0x09	0x00400581 0x00F00000	-	<ul style="list-style-type: none"> • Pin—analog • Vendor widget • Universal jack mode
Get Pin Capabilities	0xF00	0x0C	0x00000001C	-	Output, HP, jack sense.
Connection Length	0xF00	0x0E	0x000000002	-	Connected to 2.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Connection	0xF01	0x00	0x0000000a	0x00000000 (P,W)	DAC 1 selected.
Set Connection	0x701	0xa	0x00000000	-	<ul style="list-style-type: none"> • 0 = DAC 1 • 1 = DAC 2
Get Connection List	0xF02	0x00	0x00001110	-	DAC 1, 2.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> • a = Settings reset • b = Actual state • c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0xa	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x0000000a0	0x0000000C0 (P,W)	a = Headphone and output enable.
Set Pin Control	0x707	0xa0	0x00000000	-	a = Headphone and output enable.
Get Unsolicited Response	0xF08	0x00	0x000000aa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited Response	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get Pin Sense	0xF09	0x00	0xa0000000	-	<ul style="list-style-type: none"> • a = Presence detect • 8 = Present • 0 = Missing
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x0421401F (P)	<ul style="list-style-type: none"> • aa = Config4 • bb = Config3 • cc = Config2 • dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 17: Port G

The following pin accepts a stereo signal and drives stereo speakers.

Table 23: Node 17 Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Audio Widget Pin	0xF00	0x09	0x00400501	-	Pin—analog.
Get Pin Capabilities	0xF00	0x0C	0x00000010	-	Output.
Connection Length	0xF00	0x0E	0x00000002	-	Connected to 2.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS D0, D1, D2, and D3.
Get Connection	0xF01	0x00	0x0000000a	0x00000000 (P,W)	DAC 1 selected.
Set Connection	0x701	0x0a	0x00000000	-	<ul style="list-style-type: none"> • 0 = DAC 1 • 1 = DAC 2
Get Connection List	0xF02	0x00	0x00001110	-	Connected to DAC 1, 2.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> • a = Settings reset • b = Actual state • c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000a0	0x00000040 (P,W)	a = Output enable.
Set Pin Control	0x707	0xa0	0x00000000	-	a = Output enable.
Get Default Config	0xF1C–0xF1F	0x00	0xaabbccdd	0x90170010 (P)	<ul style="list-style-type: none"> • aa = Config4 • bb = Config3 • cc = Config2 • dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 18: Port B Widget

Table 24 describes a stereo input pin that can be configured to be a line input or a microphone input. There is a microphone boost control and micbias. This pin supports jack sensing.

Table 24: Node 18 Response

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xB00	0x00	0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain
	0xB20		0x000000aa		
Set Amp Gain	0x350	0xaa	0x00000000	-	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain • aa = Left and right gain
	0x360				
	0x370				
Audio Widget Pin	0xF00	0x09	0x0040048B	-	<ul style="list-style-type: none"> • Pin—analog • Add Connection list
			0x0040058B		
Get Pin Capabilities	0xF00	0x0C	0x00000024	No bias	<ul style="list-style-type: none"> • Input, jack sense
			0x0000003C	Headset mode	<ul style="list-style-type: none"> • In/out, jack sense
			0x00001124	Bias mapped	<ul style="list-style-type: none"> • Vref, Input, jack sense
			0x0000113C	HP and bias	<ul style="list-style-type: none"> • Everything above
Input Amp Capabilities	0xF00	0x0D	0x002F0300	-	12dB step, four steps, and step 0 is 0dB.
Connection Length	0xF00	0x0E	0x00000002	Headset mode	Connected to 2.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Connection	0xF01	0x00	0x0000000a	0x00000000 (P,W)	<ul style="list-style-type: none"> • DAC 1 selected • Headset mode only
Set Connection	0x701	0xa	0x00000000	-	<ul style="list-style-type: none"> • 0 = DAC 1 • 1 = DAC 2 • Headset mode only
Get Connection List	0xF02	0x00	0x00001110	-	<ul style="list-style-type: none"> • DAC 1, 2 • Headset mode only
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> • a = Settings reset • b = Actual state • c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0xa	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000aa	0x00000000 (P,W)	Vref, aa = Input enable output, HP (headset mode).
Set Pin Control	0x707	0xaa	0x00000000	-	Vref, aa = Input enable output, HP (headset mode).
Get Unsolicited Response	0xF08	0x00	0xaa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited Response	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get Pin Sense	0xF09	0x00	0xa0000000	-	<ul style="list-style-type: none"> • a = Presence detect • 8 = Present • 0 = Missing

Table 24: Node 18 Response (Continued)

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x048130F0 (P)	<ul style="list-style-type: none"> • aa = Config4 • bb = Config3 • cc = Config2 • dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 19: Port D Widget

Table 25 describes a stereo pin that can be configured to be a line input or a microphone input. There is a microphone boost control and micbias.

Table 25: Node 19 Response

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xB00	0x00	0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain
	0xB20		0x000000aa		
Set Amp Gain	0x350	0xaa	0x00000000	-	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain • aa = Left and right gain
	0x360				
	0x370				
Audio Widget Pin	0xF00	0x09	0x0040048B	-	Pin—analog.
Get Pin Capabilities	0xF00	0x0C	0x00001124	Headset enabled	<ul style="list-style-type: none"> • Vref, in, jack sense • Vref, in
			0x00001120		
Input Amp Capabilities	0xF00	0x0D	0x002F0300	-	12dB step, four steps, and step 0 is 0dB.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> • a = Settings reset • b = Actual state • c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000aa	0x00000000 (P,W)	aa = Vref, input enable.
Set Pin Control	0x707	0xaa	0x00000000	-	aa = Vref, input enable.
Get Unsolicited Response	0xF08	0x00	0xaa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited Response	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get Pin Sense	0xF09	0x00	0xa0000000	-	<ul style="list-style-type: none"> • a = Presence detect • 8 = Present • 0 = Missing
Get Default Config	0xF1C- 0xF1F	0x00	0xaabbccdd	0x04A190F0 (P)	<ul style="list-style-type: none"> • aa = Config4 • bb = Config3 • cc = Config2 • dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 1A: Port C Widget

Port C is either an internal digital or analog microphone. The analog microphone has an option to send the left channel to both a left and right, mono microphone connection. Analog microphone is the reset default.

Table 26: Node 1A Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xB00	0x00	0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain
		0xB20	0x000000aa		
Set Amp Gain	0x350	0xaa	0x00000000	-	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain • aa = Left and right gain
		0x360			
		0x370			
Audio Widget Pin	0xF00	0x09	0x0040048B	-	Pin—analog.
Get Pin Capabilities	0xF00	0x0C	0x00001120	-	<ul style="list-style-type: none"> • Analog—Vref, input • Digital—Input (digital microphone mode)
			0x00000020		
Input Amp Capabilities	0xF00	0x0D	0x002F0300	-	12dB step, four steps, and step 0 is 0dB.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS D0, D1, D2, and D3.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> • a = Settings reset • b = Actual state • c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0xa	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> • aa = Vref, input enable • aa = Input enable (digital microphone mode)
Set Pin Control	0x707	0xaa	0x00000000	-	<ul style="list-style-type: none"> • aa = Vref, input enable • aa = Input enable (digital microphone mode)
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x90A700F0 (P)	<ul style="list-style-type: none"> • aa = Config4 • bb = Config3 • cc = Config2 • dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 1B: Vendor Widget—EQ and DRC Settings

[Table 27](#) describes a vendor-specific node. This node is used for writing and reading coefficients for the integrated EQ/DRC engine in the CODEC. A tool is available that allows easy tuning of the EQ and the DRC, and generates the verb tables needed for BIOS programming.

Table 27: Node 1B Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Get EQ Configuration	0xA	0xa000	0x00000bbb	0x00000000 (P)	<ul style="list-style-type: none"> • a = Register number • bbb = 12-bit value
	0x2	0xabbb	0x00000000	-	<ul style="list-style-type: none"> • a = Register number • bbb = 12-bit value
	0xB	0xa000	0x00000bbb	0x00000000 (P)	<ul style="list-style-type: none"> • a = Register number • bbb = 12-bit value
Set EQ Configuration	0x3	0xabbb	0x00000000	-	<ul style="list-style-type: none"> • a = Register number • bbb = 12-bit value
	0xC	0xa000	0x00000bbb	0x00000000 (P)	<ul style="list-style-type: none"> • a = Register number • bbb = 12-bit value
	0x4	0xabbb	0x00000000	-	<ul style="list-style-type: none"> • a = Register number • bbb = 12-bit value
Audio Widget Vendor	F00	0x09	0x00F00000	-	-

Node 1D: Port E Widget—Headphone or Line-Out

Table 28 describes a pin that can be a headphone or line-out, and supports jack sensing.

- MCLK output = Selectable 24MHz, 12MHz (default), 24.576MHz, and 12.288MHz
- LRCK output = 48kHz
- BCLK output = Selectable 1.536MHz (16-bit samples) or 3.072MHz (default, 24-bit samples)

Table 28: Node 1D Responses

Description	Verb ID	Parameter	Response	Default Value	Comments
Audio Widget Pin	0xF00	0x09	0x00400581	-	Pin—analog.
Get Pin Capabilities	0xF00	0x0C	0x00000001C	-	Output, HP, jack sense.
Connection Length	0xF00	0x0E	0x00000002	-	Connected to two widgets.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS, D0, D1, D2, and D3.
Get Connection	0xF01	0x00	0x0000000a	0x00000000 (P,W)	DAC 1 selected.
Set Connection	0x701	0x0a	0x00000000	-	<ul style="list-style-type: none"> 0 = DAC 1 1 = DAC 2
Get Connection List	0xF02	0x00	0x00001110	-	DAC 1, 2.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state <p>The settings reset is cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000aa	0x00000000 (P,W)	aa = Headphone, output enable.
Set Pin Control	0x707	0xaa	0x00000000		aa = Headphone, output enable.
Get Unsolicited Response	0xF08	0x00	0x000000aa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited Response	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get Pin Sense	0xF09	0x00	0xa0000000	-	<ul style="list-style-type: none"> a = Presence detect 8 = Present 0 = Missing
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd 0x240140F0 (P)	Line	<ul style="list-style-type: none"> aa = Config4 bb = Config3 cc = Config2 dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 1E: Port F

The following table describes a stereo line input or microphone input with jack sensing.

Table 29: Node 1E Response

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xB00	0x00	0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain
	0xB20		0x000000aa		
Set Amp Gain	0x350	0xaa	0x00000000	-	<ul style="list-style-type: none"> • aa = Right gain • aa = Left gain • aa = Left & Right gain
	0x360				
	0x370				
Audio Widget Pin	0xF00	0x09	0x0040048B	-	Pin—analog.
Get Pin Capabilities	0xF00	0x0C	0x00000024	-	Input, jack sense.
Input Amp Capabilities	0xF00	0x0D	0x002F0300	-	12dB step, four steps, and step 0 is 0dB.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS D0, D1, D2, and D3.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> • a = Settings reset • b = Actual state • c = Requested state <p>The settings reset cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state.
Get Pin Control	0xF07	0x00	0x000000a0	0x00000000 (P,W)	a = Input enable.
Set Pin Control	0x707	0xa0	0x00000000	-	a = Input enable.
Get Unsolicited Response	0xF08	0x00	0xaa	0x00000000 (P,W)	aa = Unsolicited enable and tag.
Set Unsolicited Response	0x708	0xaa	0x00000000	-	aa = Unsolicited enable and tag.
Get Pin Sense	0xF09	0x00	0xa0000000	-	<ul style="list-style-type: none"> • a = Presence detect • 8 = Present • 0 = Missing
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x248130F0 (P)	<ul style="list-style-type: none"> • aa = Config4 • bb = Config3 • cc = Config2 • dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1.
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2.
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3.
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4.

Node 1F: Port H

Port H is a stereo digital microphone. The following table describes the analog stereo pin that is a digital microphone input.

Table 30: Node 1F Response

Description	Verb ID	Parameter	Response	Default Value	Comments
Get Amp Gain	0xB00	0x00	0x000000aa	0x00000000 (P,W)	<ul style="list-style-type: none"> aa = Right gain aa = Left gain
	0xB20		0x000000aa		
Set Amp Gain	0x350	0xaa	0x00000000	-	<ul style="list-style-type: none"> aa = Right gain aa = Left gain aa = Left and right gain
	0x360				
	0x370				
Audio Widget Pin	0xF00	0x09	0x0040048B	-	Pin—analog.
Get Pin Capabilities	0xF00	0x0C	0x00000020	-	Input only.
Input Amp Capabilities	0xF00	0x0D	0x002F0300	-	12db step, four steps, and step 0 is 0db.
Supported Power States	0xF00	0x0F	0x8000000F	-	EPSS D0, D1, D2, and D3.
Get Power State	0xF05	0x00	0x00000abc	0x00000433 (P,W)	<ul style="list-style-type: none"> a = Settings reset b = Actual state c = Requested state <p>The settings reset cleared by this verb or any write to this node.</p>
Set Power State	0x705	0x0a	0x00000000	-	a = Requested state
Get Pin Control	0xF07	0x00	0x000000aa	0x00000000 (P,W)	aa = Input Enable
Set Pin Control	0x707	0xaa	0x00000000	-	aa = Input Enable
Get Default Config	0xF1C– 0xF1F	0x00	0xaabbccdd	0x90A700F0 (P)	<ul style="list-style-type: none"> aa = Config4 bb = Config3 cc = Config2 dd = Config1
Set Default Config 1	0x71C	0xaa	0x00000000	-	aa = Config1
Set Default Config 2	0x71D	0xaa	0x00000000	-	aa = Config2
Set Default Config 3	0x71E	0xaa	0x00000000	-	aa = Config3
Set Default Config 4	0x71F	0xaa	0x00000000	-	aa = Config4

Ordering Information

The following table shows the ordering information (device order part number and the supported functions).

Table 31: CX20952 Ordering Information and Functions

Device Order Number	Model/Order/Part Numbers			Supported Functions		Operating Temperature
	Audio CODEC Part Number	Revision	Audio CODEC Package Type	AudioSmart Class-D	Number of DACs/ADCs	
CX20952-11Z	CX20952	-11Z	48-QFN	Yes	4/4	0 to 70°C
CX21952-11Z	CX21952	-11Z	48-QFN	No	4/4	0 to 70°C

Note: All devices are lead-free (Pb-free) and RoHS-compliant, and are compatible with leaded re-flow processes. Contact the local Conexant Sales office for advanced software options.

www.conexant.com

Headquarters: 1901 Main Street, Suite 300 Irvine, CA, 92614

General Information: U.S. and Canada: 888-855-4562 | International: 1 + 949-483-3000



© 2015 Conexant Systems, Inc.

Information in this document is provided in connection with Conexant Systems, Inc. ("Conexant") products. These materials are provided by Conexant as a service to its customers and may be used for informational purposes only. Conexant assumes no responsibility for errors or omissions in these materials. Conexant may make changes to this document at any time, without notice. Conexant advises all customers to ensure that they have the latest version of this document and to verify, before placing orders, that information being relied on is current and complete. Conexant makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Conexant's Terms and Conditions of Sale for such products, Conexant assumes no liability whatsoever.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. CONEXANT FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS, OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. CONEXANT SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Conexant products are not intended for use in medical, lifesaving or life sustaining applications. Conexant customers using or selling Conexant products for use in such applications do so at their own risk and agree to fully indemnify Conexant for any damages resulting from such improper use or sale.

The following are trademarks of Conexant Systems, Inc.: Conexant® and the Conexant® symbol, SmartAudio, SmartJack, SmartCD, and SmartDAA®. Product names or services listed in this publication are for identification purposes only, and may be trademarks of third parties. Third-party brands and names are the property of their respective owners.

For additional disclaimer information, consult Conexant's Legal Information posted at www.conexant.com which is incorporated by reference.

Reader Response: Conexant strives to produce quality documentation and welcomes your feedback. Please send comments and suggestions to conexant.tech.pubs@conexant.com. For technical questions, contact your local Conexant sales office or field applications engineer.