

# TRIPLE PORT DRAM

# 128K x 8 DRAM WITH DUAL 256 x 8 SAMS

## FEATURES

- Three asynchronous, independent, data access ports
- Fast access times – 80ns random, 25ns serial
- Operation and control compatible with 1 Meg VRAMs
- High-performance, CMOS silicon-gate process
- Inputs and outputs are fully TTL compatible
- Low power: 15mW standby; 550mW active, typical
- 512-cycle refresh within 8ms
- Refresh modes:  $\overline{\text{RAS}}\text{-ONLY}$ ,  $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$  (CBR) and HIDDEN
- FAST PAGE MODE access cycles
- Two bidirectional serial access memories (SAMs)
- Fully static SAMs and Mask Register, no refresh required
- 2,048-bit Bit Mask Register
- SERIAL MASK DATA INPUT mode

## SPECIAL FUNCTIONS

- MASKED WRITE (Write-Per-Bit)
- PERSISTENT MASKED WRITE
- SPLIT READ AND WRITE TRANSFERS
- BLOCK WRITE
- BIT MASKED TRANSFERS

## OPTIONS

- Timing [DRAM, SAMs (cycle/access)]  
80ns, 28ns/25ns  
100ns, 30ns/27ns


## MARKING

- Packages  
Plastic LCC (750 mil) EJ
- Functionality  
QSF output MT43C8128  
(indicates SAM half accessed)  
SSF input MT43C8129  
(Split SAM special function, stop count)

## GENERAL DESCRIPTION

The MT43C8128/9 are high speed, triple port CMOS dynamic random access memories (TPDRAM) containing 1,048,576 bits. Data may be accessed by an 8 bit wide DRAM port or by either of two independently-clocked 256 x 8-bit serial access memory (SAM) ports. Data may be transferred bidirectionally between the DRAM and the SAMs.

The DRAM portion of the TPDRAM is functionally identical to the MT4C4256 (256K x 4) DRAM. Sixteen 256-bit



**MULTI-PORT DRAM**

data registers make up the serial access memory portions of the TPDRAM. Data I/O and internal data transfer are accomplished using five separate bidirectional data paths; the 8-bit random access I/O port, a pair of internal 2,048 bit wide paths between the DRAM and the SAMs, and the pair of 8-bit serial I/O ports for the SAMs. The rest of the circuitry consists of the control, timing, and address decoding logic.


All three ports may be operated asynchronously and independently of the others except when data is being internally transferred between the DRAM and either SAM.

Each of the 2,048 bits involved in an internal transfer may be individually masked by performing a BIT MASKED TRANSFER operation. The 256 x 8-bit Bit Mask Data Register can be parallel loaded from the DRAM or either SAM, or it may be serial loaded through the MKD serial input.

As with all DRAMs, the TPDRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of  $\overline{RAS}$  addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and either SAM counts as a refresh cycle. The SAM portions of the TPDRAM are fully static and do not require any refresh.

The operation and control of the MT43C8128/9 are optimized for high performance graphics and communication designs. The triple port architecture is well suited to buffering the sequential data types used in raster graphics display, video windowing, serial/parallel networking and data communications. Special features, such as SPLIT TRANSFER, BIT MASKED TRANSFERS and BLOCK WRITE allow further enhancements to system performance.

FUNCTIONAL BLOCK DIAGRAM



MULTIPORT DRAM

**PIN DESCRIPTIONS**

PLCC PIN NUMBER	SYMBOL	TYPE	DESCRIPTION
7	SCa	Input	Serial Clock, SAMa: Clock input to the serial address counter for the SAMa registers and strobe for SAMa control and data inputs.
1	SCb	Input	Serial Clock, SAMb: Clock input to the serial address counter for the SAMb registers and strobe for SAMb control and data inputs.
12	TR/OE	Input	Transfer Enable: Enables an internal TRANSFER operation at the falling edge of RAS, or Output Enable: Enables the DRAM output buffers when taken LOW after RAS goes LOW (CAS must also be LOW), otherwise the output buffers are in a high impedance state.
18	ME/WE	Input	Mask Enable: If ME/WE is LOW at the falling edge of RAS, a MASKED WRITE cycle is performed, or Write Enable: ME/WE is also used to select a READ (ME/WE = H) or WRITE (ME/WE = L) cycle when accessing the DRAM. This includes a READ TRANSFER (ME/WE = H) or WRITE TRANSFER (ME/WE = L).
41	SEa	Input	Serial Port Enable SAMa: SEa enables Port A serial I/O buffers and allows a serial READ or WRITE operation to occur; otherwise, the output buffers are in a High-Z state. SEa is also used during a TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL INPUT MODE ENABLE (PSEUDO WRITE TRANSFER) cycle is performed.
47	SEb	Input	Serial Port Enable, SAMb: SEb enables Port B serial I/O buffers and allows a serial READ or WRITE operation to occur; otherwise, the output buffers are in a High-Z state. SEb is also used during a TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL-INPUT-MODE ENABLE (PSEUDO WRITE TRANSFER) cycle is performed.
35	DSF1	Input	Special Function (Control) 1: DSF1 is used to indicate which special functions are used on a particular access or transfer cycle. See the Functional Truth Table for a detailed description.
21	DSF2	Input	Special Function (Control) 2: DSF2 is used to indicate which special functions are used on a particular access or transfer cycle. See the Functional Truth Table for a detailed description.
20	RAS	Input	Row Address Strobe: RAS is used to clock-in the 9 row-address bits and as a strobe for control and data inputs.
33	CAS	Input	Column Address Strobe: CAS is used to clock-in the 8 column-address bits, enable the DRAM output buffers (along with TR/OE), and strobe control and data inputs.

**MULTIPORT DRAM**

PIN DESCRIPTIONS (continued)

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
31, 30, 29, 28, 25, 24, 27, 22, 23	A0-A8	Input	Address Inputs: For DRAM operation, these inputs are multiplexed and clocked by $\overline{RAS}$ and $\overline{CAS}$ to select one 8-bit word out of the 128K available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when $\overline{RAS}$ goes LOW) and A0-A7 indicate the SAM start address (when $\overline{CAS}$ goes LOW). A7, A8 = "don't care" for the start address when doing SPLIT TRANSFER.
19	STS	Input	SAM Transfer Select: The state of STS at $\overline{RAS}$ time determines which SAM is involved in a transfer (SAMA = LOW, SAMB = HIGH).
46	MKD	Input	Mask Data Input: MKD is used during BIT MASK REGISTER LOAD cycles to enable or disable the serial mask input mode (SMI). If SMI is enabled (MKD = HIGH at $\overline{RAS}$ ), then MKD is used as mask data input and is clocked by SCb into the mask data register.
6	TRM	Input	Transfer Mask Select: TRM is used to select between NORMAL TRANSFER cycles and BIT MASKED TRANSFER or BIT MASK REGISTER LOAD cycles.
13, 14, 15, 16, 37, 38, 39, 40	DQ1-DQ8	Input/ Output	DRAM Data I/O: Data inputs and outputs for the DRAM memory array; inputs for the MASK and COLOR REGISTER load cycles; address mask inputs for BLOCK WRITE cycles.
8, 9, 10, 11, 42, 43, 44, 45	SDQa1-SDQa8	Input/ Output	Serial Data I/O, SAMA: Input, Output, or High-Z.
2, 3, 4, 5, 48, 49, 50, 51	SDQb1-SDQb8	Input/ Output	Serial Data I/O, SAMB: Input, Output, or High-Z.
32	QSFa/SSFa	Output  Input	Split SAM Status, SAMA (MT43C8128): QSFa indicates which half of SAMA is being accessed (Lower = LOW, Upper = HIGH).  Split SAM Special Function, SAMA (MT43C8129): SSFa = HIGH stops access to current half of SAM and will load the Tap address of the next half into the address pointer. SSFa is synchronized with SCa.
34	QSFb/SSFb	Output  Input	Split SAM Status, SAMB (MT43C8128): QSFb indicates which half of SAMB is being accessed (Lower = LOW, Upper = HIGH).  Split SAM Special Function, SAMB (MT43C8129): SSFb = HIGH stops access to current half of SAM and will load the Tap address of the next half into the address pointer. SSFb is synchronized with SCb.
17, 26	Vcc	Supply	Power Supply: +5V $\pm$ 5%
52, 36	Vss	Supply	Ground

MULTIPORT DRAM

## FUNCTIONAL DESCRIPTION

The MT43C8128/9 may be divided into four functional blocks: the DRAM and its special functions, the bit mask register (BMR), the two serial access memories (SAMs), and the DRAM/SAM/BMR transfer circuitry. All the operations described below are also shown in the AC Timing Diagrams section of this data sheet and are summarized in the Functional Truth Table.

**Note:** For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations the  $\overline{TR}/\overline{OE}$  pin will be shown as  $\overline{TR}/(\overline{OE})$ .

## DRAM OPERATION

This section describes the operation of the random access port and the special functions associated with the DRAM.

### DRAM REFRESH (ROR, CBR, and HR)

Like any DRAM-based memory, the MT43C8128/9 TPDRAM must be refreshed to retain data. All 512 row-address combinations must be accessed within 8ms. The MT43C8128/9 support  $\overline{CAS}$ -BEFORE- $\overline{RAS}$ ,  $\overline{RAS}$ -ONLY and HIDDEN types of refresh cycles.

For the  $\overline{CAS}$ -BEFORE- $\overline{RAS}$  REFRESH cycle, the row addresses are generated and stored in an internal address counter. The user need not supply any address data and simply must perform 512  $\overline{CAS}$ -BEFORE- $\overline{RAS}$  cycles within the 8ms time period.

For  $\overline{RAS}$ -ONLY REFRESH cycles, the refresh address must be generated externally and applied to the A0-A8 inputs. The DQ pins remain in a High-Z state for both the  $\overline{RAS}$  ONLY and  $\overline{CAS}$ -BEFORE- $\overline{RAS}$  cycles.

HIDDEN REFRESH (HR) cycles are performed by toggling  $\overline{RAS}$  (while keeping  $\overline{CAS}$  LOW) after a READ or WRITE cycle. This performs  $\overline{CAS}$ -BEFORE- $\overline{RAS}$  cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM and BMR portions of the MT43C8128/9 are fully static and do not require any refreshing.

### DRAM READ AND WRITE CYCLES (RW)

The DRAM portion of the TPDRAM is nearly identical to standard 1256K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this device, several conditions that were undefined or "don't

care" states for the DRAM are specified for the TPDRAM. These conditions are highlighted in the following discussion. In addition, the TPDRAM has several special functions that may be used when writing to the DRAM.

The 17 address bits used to select an 8-bit word from the 131,072 available are latched into the chip using the A0-A8,  $\overline{RAS}$ , and  $\overline{CAS}$  inputs. First, the 9 row-address bits are set up on the address inputs and clocked into the part when  $\overline{RAS}$  transitions from HIGH-to-LOW. Next, the 8 column-address bits (A0-A7) are set up on the address inputs and clocked-in when  $\overline{CAS}$  goes from HIGH-to-LOW.

**Note:**  $\overline{RAS}$  also acts as a "master" chip enable for the TPDRAM. If  $\overline{RAS}$  is inactive, HIGH, all other DRAM control pins ( $\overline{CAS}$ ,  $\overline{TR}/\overline{OE}$ ,  $\overline{ME}/\overline{WE}$ , etc.) are a "don't care" and may change state without effect. No DRAM or TRANSFER cycles will be initiated without  $\overline{RAS}$  falling.

For single port DRAMs, the  $\overline{OE}$  pin is a "don't care" when  $\overline{RAS}$  goes LOW. For the TPDRAM,  $\overline{TR}/(\overline{OE})$  is used when  $\overline{RAS}$  goes LOW to select between DRAM and TRANSFER cycles.  $\overline{TR}/(\overline{OE})$  must be HIGH at the  $\overline{RAS}$  HIGH-to-LOW transition for all DRAM operations.

If  $(\overline{ME})/\overline{WE}$  is HIGH when  $\overline{CAS}$  goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ8 port. The  $(\overline{TR})/\overline{OE}$  input must transition from HIGH-to-LOW some time after  $\overline{RAS}$  falls to enable the DRAM output port.

For single port DRAMs,  $\overline{WE}$  is a "don't care" when  $\overline{RAS}$  goes LOW. For the TPDRAM,  $(\overline{ME})/\overline{WE}$  is used, when  $\overline{RAS}$  goes LOW, to select between a MASKED WRITE cycle or a normal WRITE cycle. If  $(\overline{ME})/\overline{WE}$  is LOW at the  $\overline{RAS}$  HIGH-to-LOW transition, a MASKED WRITE operation is selected. For any TPDRAM non-masked access cycle (READ or WRITE),  $(\overline{ME})/\overline{WE}$  must be HIGH at the  $\overline{RAS}$  HIGH-to-LOW transition. If  $(\overline{ME})/\overline{WE}$  is LOW when  $\overline{CAS}$  goes LOW, a DRAM WRITE operation is performed and the data present on the DQ1-DQ8 data port will be written into the selected memory cells.

The TPDRAM can perform all the normal DRAM cycles: READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, FAST-PAGE-MODE READ, FAST-PAGE-MODE WRITE, and FAST-PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.

MULTI-PORT DRAM






Figure 2  
PERSISTENT MASKED WRITE EXAMPLE

**PERSISTENT MASKED WRITE (RWOM)**

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the mask data before each MASKED WRITE cycle if the same mask data is being used repeatedly. To initiate a PERSISTENT MASKED WRITE, a LOAD MASK REGISTER cycle is performed by taking  $\overline{ME}/\overline{WE}$  and DSF1 HIGH, and DSF2 LOW, when  $\overline{RAS}$  goes LOW. The mask data is loaded into the internal register when  $\overline{CAS}$  goes LOW, provided DSF1 is LOW (see the LOAD MASK REGISTER description).

PERSISTENT MASKED WRITE cycles may then be performed by taking  $\overline{ME}/\overline{WE}$  and DSF2 LOW and DSF1 HIGH when  $\overline{RAS}$  goes LOW. The contents of the mask data register will then be used as the mask data for the DRAM inputs. Unlike the NONPERSISTENT MASKED WRITE cycle, the data present at the DQ inputs is not loaded into the mask register when  $\overline{RAS}$  falls. Another PERSISTENT MASKED WRITE cycle may be performed without reloading the register. Figure 2 shows the LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycle operations. The LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycles allow systems that cannot output data at  $\overline{RAS}$  time to perform MASKED WRITE cycles. PERSISTENT MASKED WRITE can also operate in FAST PAGE MODE.

**BLOCK WRITE (BW)**

If DSF1 is HIGH when  $\overline{CAS}$  goes LOW, the MT43C8128/9 will perform a BLOCK WRITE cycle instead of a normal WRITE cycle. In BLOCK WRITE cycles, the contents of the color register (instead of the DQ inputs) are directly written to four adjacent column locations (see Figure 3). A total of 32 bits will be written simultaneously, improving the normal DRAM fill rate by four times. The color register must be loaded prior to beginning BLOCK WRITE cycles (see LOAD COLOR REGISTER).

The row is addressed as in a normal DRAM WRITE cycle. However, when  $\overline{CAS}$  goes LOW, only the A2-A7 inputs are used. A2-A7 specify the "block" (out of the 64 possible) of four adjacent column locations that will be accessed. When the later of  $\overline{ME}/\overline{WE}$  and  $\overline{CAS}$  go LOW, the DQ inputs latched and used to determine which of the four column locations will be written. DQ1 acts as a write enable for column location A0 = 0, A1 = 0; DQ2 controls column location A0 = 1, A1 = 0; DQ3 controls A0 = 0, A1 = 1; and DQ4 controls A0 = 1, A1 = 1. The write enable controls are active HIGH; a logic 1 enables and a logic 0 disables the WRITE function.

MULTI-PORT DRAM




Figure 3  
BLOCK WRITE EXAMPLE

The contents of the color register will then be written to the column locations enabled. Each DQ location of the color register is written to the four column locations (or any of the four that are enabled) in the corresponding DQ bit plane. The DQ mask is not used in this mode.

**NONPERSISTENT MASKED BLOCK WRITE (BWNM)**

The MASKED WRITE functions can also be used during BLOCK WRITE cycles. NONPERSISTENT MASKED BLOCK WRITE operates exactly like the normal NONPERSISTENT MASKED WRITE except the mask is now applied to four column locations instead of just one column location.

Like NONPERSISTENT MASKED WRITE, the combination of  $\overline{ME}/(\overline{WE})$  LOW and DSF1 LOW when  $\overline{RAS}$  goes LOW, initiates a NONPERSISTENT MASK cycle. The DSF pin must be driven HIGH when  $\overline{CAS}$  goes LOW to perform

a NONPERSISTENT MASKED BLOCK WRITE. By using both the column mask input and the MASKED WRITE function, any combination of the four bit planes may be masked and any combination of the eight column locations may be masked.

**PERSISTENT MASKED BLOCK WRITE (BWOM)**

This cycle is also performed exactly like the normal PERSISTENT MASKED WRITE except that DSF1 is HIGH when  $\overline{CAS}$  goes LOW to indicate the BLOCK WRITE function. Both the mask data register and the color register must be loaded with the appropriate data prior to starting a PERSISTENT MASKED BLOCK WRITE.

**DRAM REGISTER OPERATIONS**

The MT43C8128/9 contains two 8-bit registers that are used as data registers for special functions. This section describes how to load these registers.

**LOAD MASK REGISTER (LMR)**

The LOAD MASK REGISTER operation and timing are identical to a normal WRITE cycle except that DSF1 is HIGH when  $\overline{RAS}$  goes LOW. As shown in the Truth Table, the combination of  $\overline{TR}/(\overline{OE})$ ,  $\overline{ME}/(\overline{WE})$ , and DSF1 being HIGH when  $\overline{RAS}$  goes LOW indicates the cycle is a REGISTER load cycle. DSF1 is used when  $\overline{CAS}$  goes LOW to select the register to be loaded, and must be LOW for a LOAD MASK REGISTER cycle. The data present on the DQ lines will then be written to the mask data register.

**Note:** For a normal DRAM WRITE cycle, the mask data register is disabled but not modified. The contents of mask data register will not be changed unless a NONPERSISTENT MASKED WRITE cycle or a LOAD MASK REGISTER cycle is performed

The row address supplied will be refreshed, but it is not necessary to provide any particular row address. The column address inputs are ignored during a LOAD MASK REGISTER cycle.

The mask data register contents are used during PERSISTENT MASKED WRITE and PERSISTENT MASKED BLOCK WRITE cycles to selectively enable writes to the eight DQ planes.

**LOAD COLOR REGISTER (LCR)**

A LOAD COLOR REGISTER cycle is identical to the LOAD MASK REGISTER cycle except DSF1 is HIGH when  $\overline{CAS}$  goes LOW. The contents of the color register are retained until changed by another LOAD COLOR REGISTER cycle (or the part loses power) and are used as data inputs during BLOCK WRITE cycles.

## TRANSFER OPERATIONS

This section describes transfer operations between the DRAM and either SAM. The direction of the transfer is specified with respect to the DRAM portion of the device. A write is referenced to the DRAM array and a read is referenced from the array.

**Note:** *The three ports of the TPDRAM are independent and asynchronous to one another. Any or all of the ports may be accessed simultaneously at the maximum allowable frequencies. The only time the ports are synchronized is during transfers to or from the DRAM and SAM portions of the device. A transfer involving a SAM does not affect access from the other SAM port. Both SAMs may be accessed during a DRAM/BMR transfer operation or any other DRAM access cycle other than a SAM transfer.*

TRANSFER operations are initiated when  $\overline{\text{TR}}/(\overline{\text{OE}})$  is LOW at the falling edge of  $\overline{\text{RAS}}$ . The state of STS when  $\overline{\text{RAS}}$  goes LOW indicates which SAM the TRANSFER will address. The state of  $(\overline{\text{ME}})/\overline{\text{WE}}$  when  $\overline{\text{RAS}}$  goes LOW indicates the direction of the TRANSFER. At the same time, DSF1 is used to select between normal TRANSFER cycles and SPLIT TRANSFER cycles and DSF2 is used to select between normal TRANSFER cycles and MASKED TRANSFER cycles. A TRANSFER cycle can be performed without dropping  $\overline{\text{CAS}}$ . In this case, the previously loaded Tap address will be used.

The MT43C8128/9 include a feature called BIT MASKED TRANSFER, which uses a third 2,048-bit data register to individually mask every bit involved in a TRANSFER operation. The BIT MASKED TRANSFER may be applied to either READ or WRITE TRANSFERS. The TRM pin is used to select between NORMAL and BIT MASKED TRANSFER (or BIT MASK REGISTER LOAD) cycles. The type of transfer operation is always selected on the falling edge of  $\overline{\text{RAS}}$ .

## NORMAL TRANSFERS

The MT43C8128/9 support all of the popular transfer cycles available on the 1 Meg video RAMs. Each of these is described in the following section.

### READ TRANSFER (RT)

A READ TRANSFER cycle is selected if  $(\overline{\text{ME}})/\overline{\text{WE}}$  is HIGH, and DSF1 and  $\overline{\text{TR}}/(\overline{\text{OE}})$  are LOW when  $\overline{\text{RAS}}$  goes LOW. When  $\overline{\text{RAS}}$  goes LOW, the READ TRANSFER is to SAMa if STS = LOW, or to SAMb if STS = HIGH. The row address bits indicate the eight 256-bit DRAM rows that are to be transferred to the eight SAM data registers. The column address bits indicate the start address (or Tap point) of the next serial output cycle from the designated SAM

data registers. QSF indicates the SAM half being accessed: LOW if the lower half; HIGH if the upper half. Performing a READ TRANSFER cycle sets the direction of the selected SAMs I/O buffers to the output mode.

To complete a REAL-TIME READ-TRANSFER,  $\overline{\text{TR}}/(\overline{\text{OE}})$  is taken HIGH while  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are LOW. In order to synchronize the REAL-TIME READ-TRANSFER to the serial clock, the rising edge of  $\overline{\text{TR}}/(\overline{\text{OE}})$  must occur between the rising edges of successive clocks on the SC input (refer to the AC timing diagrams). A "regular" READ TRANSFER is not synchronized with the SC pin of the addressed SAM. This type of RT is performed when  $\overline{\text{TR}}/(\overline{\text{OE}})$  is taken HIGH "early," without regard to the falling edge of  $\overline{\text{CAS}}$ . The transfer will be completed internally by the device. The first serial clock must meet the <sup>1</sup>RSD and <sup>4</sup>CSD delays (see READ TRANSFER AC timing diagram). The 2,048 bits of DRAM data are then written into the SAM data registers, and the selected SAM's Tap address that was stored in the internal, 8-bit Tap address register is loaded into the address counter. If  $\overline{\text{SE}}$  for the SAM selected ( $\overline{\text{SE}}_a$  for SAMa) is LOW, the first bits of the new row data will appear at the serial outputs with the next SC clock pulse.  $\overline{\text{SE}}$  enables the serial outputs, and may be either HIGH or LOW during this operation.

### SPLIT READ TRANSFER (SRT)

The SPLIT READ TRANSFER cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream (the "full" READ TRANSFER cycle has to occur immediately after the final bit of "old data," and before the first bit of "new data" is clocked out of the SAM port).

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data may be transferred to the other half. The transfer may occur at any time while the other half is sending data, and need not be synchronized with the SC clock.

The  $\overline{\text{TR}}/(\overline{\text{OE}})$  timing is relaxed for SRT cycles. The rising edge of  $\overline{\text{TR}}/(\overline{\text{OE}})$  is not used to complete the TRANSFER cycle, and therefore is independent of the rising edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ . The transfer timing is generated internally for SPLIT TRANSFER cycles.

SPLIT TRANSFERS do not change the SAM I/O direction. A normal (nonsplit) READ TRANSFER cycle must precede any sequence of SRT cycles to put the SAM I/O in the output mode and provide the initial SAM Tap address (which half). Then an SRT may be initiated by taking DSF1 HIGH and selecting the desired SAM (using STS) when  $\overline{\text{RAS}}$  goes LOW during the TRANSFER cycle. As in nonsplit transfers, the row address is used to specify the DRAM row to be transferred. When an SRT cycle is initiated, the half of the SAM not actively being accessed will be the half that

receives the transfer. When  $\overline{\text{CAS}}$  falls, address pins A0-A6 determine the Tap address for the SAM-half selected; A7 = "don't care." If  $\overline{\text{CAS}}$  does not fall, the previously loaded Tap address will be reused and the TRANSFER will be to the idle half.

Figure 4 shows a typical SRT initiation sequence. The normal READ TRANSFER is first performed, followed by an SRT of the same row to the upper half of the SAM. The SRT to the upper half is optional, and need only be done if the Tap for the upper half is  $\neq 0$ . For the MT43C8128, serial access continues and when the SAM address counter reaches 127 ("A7" = 1, A0-A6 = 0), the QSF output for that SAM goes HIGH and the Tap address for the upper half is automatically loaded. Since the serial access has now switched to the upper half of the SAM, new data may be transferred to the lower half. This sequence of waiting for the state of QSF to change and then transferring new data to the SAM half that is not being accessed may now be repeated. For example, the next step in Figure 4 would be to wait until QSF went

LOW (indicating that row-1 data is shifting out the lower SAM) and then transferring the upper half of row 1 to the upper SAM.  $\overline{\text{CAS}}$  is used to load the Tap address. If  $\overline{\text{CAS}}$  does not fall, the last Tap address load for the addressed SAM will be reused.

The split SAM operation is slightly different for the MT43C8129. Instead of having a QSF, this device has a Split SAM Special Function (SSF) input. With this input the serial access may be switched at will from one half of the SAM to the other. In other words, the address count may be stopped on the current half and the Tap address of the next half may be loaded, without waiting for the maximum address count of the current half (127; lower, 255; upper). If no SSF pulse is applied, the Tap address of the next half will be automatically loaded when the maximum count of the current SAM-half is reached. QSF = 0 when the Lower SAM (bits 0-127) is being accessed. QSF = 1 when the Upper SAM (bits 128-255) is being accessed.

MULTI-PORT DRAM




Figure 4  
TYPICAL SPLIT-READ-TRANSFER INITIATION SEQUENCE

**WRITE TRANSFER (WT)**

The operation of the WRITE TRANSFER is identical to the READ TRANSFER described previously, except  $\overline{ME}$  /  $\overline{WE}$  and  $\overline{SE}$  must be LOW when  $\overline{RAS}$  goes LOW. The DSF2 input is used to select between the WT and DQ MASKED WRITE TRANSFER cycles, and must be LOW for the WT cycle. The STS pin is also taken LOW or HIGH to select SAMa or SAMb, respectively, when  $\overline{RAS}$  goes LOW. The row address indicates the DRAM row to which the SAM data register will be written, and the Tap address indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. QSF indicates the SAM half being accessed; LOW if the lower half, HIGH if the upper half. Performing a WT sets the direction of the SAM I/O buffers to the input mode.

**PSEUDO WRITE TRANSFER (PWT)**

The PSEUDO WRITE TRANSFER cycle may be used to change the direction of a SAM port from output to input without disturbing the DRAM data in the selected row. A PSEUDO WRITE TRANSFER cycle is a WRITE TRANSFER cycle with the  $\overline{SE}$  of the appropriate SAM held HIGH instead of LOW. The addressed row will be refreshed. A DQ MASKED WRITE TRANSFER (with all bits masked) is an alternate method for changing the direction of the SAM port without disturbing the addressed row data.

**DQ MASKED WRITE TRANSFER (MWT)**

The data being transferred from either SAM to the DRAM may be masked by performing a DQ MASKED WRITE TRANSFER cycle. The transfer of data may be selectively enabled for each of the eight DQ planes (see Figure 5). The DMWT cycle is identical to the WRITE TRANSFER cycle except DSF2 is HIGH and mask data must be on the DQ inputs at the falling edge of  $\overline{RAS}$ .


The complete SAM register will be transferred to the selected row in each DQ plane if the mask data input is HIGH, and the SAM register will not be transferred if the mask data input for that DQ plane is LOW. DRAM data is not disturbed in masked DQ planes.

**DQ MASKED SPLIT WRITE TRANSFER (MSWT)**

The SPLIT WRITE TRANSFER feature makes it possible to input and transfer uninterrupted bit streams. Figure 6 shows a typical initiation sequence for SWT cycles.

Like the SRT, the DQ MASKED SPLIT WRITE TRANSFER cycle does not change the state of the SAM I/O buffers. A normal, DQ MASKED or PSEUDO WRITE TRANSFER cycle is required to set the Tap address and set the SAM I/O direction to input mode.

After the WT, a MSWT is performed to enter the split SAM operating mode. This sets the Tap for the next half of the SAM. The addressed half of the SAM is immediately transferred to the first destination row. This half of the SAM



**Figure 5**  
**DQ MASKED WRITE TRANSFER**

may not yet contain valid data. However, another MSWT to the same row will normally occur after this is loaded, so the initial invalid data will be overwritten. Another approach would be to initiate a MSWT addressed to any DRAM row, but mask (disable) all eight of the DQ planes. This method can be used to initiate the MSWT sequence without disturbing any DRAM data. The MSWT to the upper half is optional, and it is only needed if the Tap for the upper half is  $\neq 0$ .

Write mask data must be supplied to the DQ inputs during every SWT cycle at  $\overline{RAS}$  time. The mask data acts as an individual write enable for each of the eight DRAM DQ planes. For example, DQ1, at  $\overline{RAS}$  time, during a DQ1 MASKED WRITE, enables or disables the transfer of the SAM SDQ1 register to the DQ1 plane of the DRAM row selected (see the DQ MASKED WRITE TRANSFER description). As in all other MASKED WRITE operations, a HIGH enables the WRITE TRANSFER and a LOW disables the WRITE TRANSFER. As with SPLIT READ TRANSFER, the half of the SAM not receiving data will be the half transferred and the Tap address (A0-A6) for the other half is loaded when  $\overline{CAS}$  falls (A7 is a "don't care"). If  $\overline{CAS}$  does not fall, the previously loaded Tap address, A0-A6, will be reused. The TRANSFER will be to the idle half. When the serial clock crosses the half-SAM boundary, the new Tap address for that half is automatically loaded.

The QSFa and QSFb outputs (MT43C8128) indicate which half of SAMa or SAMb, respectively, is currently accepting

data. After QSF goes HIGH, indicating that serial input has now switched to the upper SAM, the contents of the lower half of the SAM may be transferred to any DRAM row. The cycle of checking for a change in QSF and then transferring the half of the SAM just filled may now be repeated. The next step on Figure 6 is to wait for QSF to go LOW and then SWT the contents of the upper half of the SAM to row 0. If the terminal count of the SAM half is reached before an SWT is performed for the next half, the access will be repeated from the same half and previously loaded Tap address (access will not move to the next half).


When operating the MT43C8129 in the MSWT mode, the address pointer may be changed to the new Tap address of the next half when the final desired input data is clocked-in. When the final data is input, the SSF input is taken HIGH at the corresponding rising edge of SC. The next SC rising

edge will input data into the Tap location of the next half of the SAM. If SSF is not applied, the Tap address will be automatically loaded when the maximum Tap address count is reached for the current half (127 or 255). If SSF is HIGH at SC before an MSWT is performed for the next half, the access will jump to the old Tap address of the same half. Access will not proceed to the next half. If terminal count is reached before an MSWT, the access will proceed as it does for the MT43C8128.

**SERIAL INPUT and SERIAL OUTPUT**

The control inputs for SERIAL INPUT and SERIAL OUTPUT are SCa,b, SĒa,b and SSFa,b (MT43C8128). The rising edge of SC increments the serial address counter and provides access to the next SAM location. SĒ enables or disables the serial input/output buffers.

MULTIPORT DRAM



**Figure 6**  
**TYPICAL SPLIT-WRITE-TRANSFER INITIATION SEQUENCE**




Figure 7  
BIT MASKED TRANSFER BLOCK DIAGRAM

Serial output of the SAM contents will start at the serial TAP address that was loaded in the SAMa,b address counter during the DRAM-TO-SAM TRANSFER cycle. The SC input increments the address counter and presents the contents of the next SAM location to the 8-bit port.  $\overline{SE}$  is used as an output enable during the SAM output operation. The serial address is automatically incremented with every SC LOW-to-HIGH transition, regardless of whether  $\overline{SE}$  is HIGH or LOW. For the MT43C8128, the address progresses through the SAM and will wrap around (after count 127 or 255) to the Tap address of the next half, for split modes. Address count will wrap around (after count 255) to Tap address 0 if in the "full" SAM modes. For the MT43C8129, the address count will wrap as it does for the MT43C8128 or it may be triggered, at will, to the next half by the SSF input (split SAM modes). If SSF is HIGH at a LOW-to-HIGH transition of SC, the Tap address of the next half will be loaded into the address pointer. The subsequent LOW-to-HIGH transition of SC will clock data from the Tap address of the new half.

SC is also used to clock-in data when the device is in the serial input mode. As in the serial output operation, the contents of the serial address counter (loaded when the serial input mode was enabled) will determine the serial address of the first 8-bit word written.  $\overline{SE}$  acts as a WRITE ENABLE for serial input data and must be LOW for valid serial input. If  $\overline{SE} = \text{HIGH}$ , the data inputs are disabled and the SAM contents will not be modified. The serial address counter is incremented with every LOW-to-HIGH transition of SC, regardless of the logic level on the  $\overline{SE}$  input. The operation of SSF (MT43C8129) is the same as described for serial output.


### BIT MASKED TRANSFERS

This section describes transfers between the DRAM and either of the two SAMs using the BIT MASKED TRANSFER capability. Before performing these BIT MASKED TRANSFERS, the bit mask register must first be loaded with the mask data. See the next section, BIT MASK REGISTER OPERATIONS, for instructions on how to load the bit mask register (BMR).

The BMR is a 2,048-bit register that individually controls each of the 2,048 transfer gates on the internal 256 x 8 transfer bus (see Figure 7). These bus transfer gates reside between the DRAM array and the three data registers and are set to the "pass-thru" mode for nonmasked transfers. For BIT MASKED TRANSFERS, the data in the BMR is coupled to the control inputs of the bus transfer gates. A logic "1" in the BMR will select the pass-thru (unmasked) mode for the corresponding SAM data bit, while a logic "0" will select the masked mode for that bit.

BIT MASKED TRANSFERS may be incorporated when doing READ, WRITE, SPLIT READ and SPLIT WRITE TRANSFERS. The timing and control required for any particular BIT MASKED TRANSFER cycle is identical to the corresponding normal TRANSFER cycle, except that TRM and DSF2 are HIGH instead of LOW. BIT MASKED TRANSFERS between the DRAM and either of the two SAM registers are possible. Figure 8 illustrates the BIT MASKED TRANSFER functions.

MULTIPORT DRAM



**Figure 8**  
**BIT MASK TRANSFER BLOCK DIAGRAM**

**BIT MASKED READ TRANSFER (BMRT)**

BIT MASKED READ TRANSFER may be used to transfer any combination of the 2,048 bits contained in any DRAM row address to either of the two SAMs. The logic conditions and timing for the BMRT function are identical to the normal READ TRANSFER function except that TRM and DSF2 are HIGH select the BIT MASKED feature. If a bit in the BMR is a logic "1", the bus connection between the corresponding DRAM bit and the selected SAM bit is enabled and the data at the destination (one of the SAMs for BMRT) will be changed to the source data (the DRAM row for BMRT).

**BIT MASKED SPLIT READ TRANSFER (BMSRT)**

The BIT MASKED SPLIT READ TRANSFER operation is identical to the normal SPLIT READ TRANSFER except that the bit mask (stored in the bit mask register) is applied to the transfer data by taking TRM and DSF2 HIGH when  $\overline{RAS}$  falls. The remaining control timing is identical to the requirements for a normal SPLIT READ TRANSFER.

**BIT MASKED WRITE TRANSFER (BMWT)**

Like WRITE TRANSFER, the BIT MASKED WRITE TRANSFER function may be used to transfer data to any DRAM row address from either of the two SAM registers. In this case, the SAM data will be masked by the contents of the bit mask register before the data is written to the DRAM.

**BIT MASKED SPLIT WRITE TRANSFER (BMSWT)**

Like the other BIT MASKED TRANSFER cycles, the BMSWT is nearly identical to the SPLIT WRITE TRANSFER, except TRM and DSF2 are HIGH when  $\overline{RAS}$  falls. Two masks are applied during a BMSWT operation. Each of the individual bits are masked by the bit mask register and each of the DQ planes are masked by the DQ inputs at  $\overline{RAS}$  time. If a DQ input is LOW at  $\overline{RAS}$  time, none of the 128 SAM bits for that DQ plane will be transferred to the DRAM row-half selected. If a DQ input is HIGH, the 128 SAM bits for that row-half will be masked by the corresponding 128 mask register bits when written to the selected DRAM row-half. The remaining control timing is identical to the requirements for a normal SPLIT WRITE TRANSFER.

**BIT MASK REGISTER OPERATIONS**

This section describes how to transfer data to or from the Bit Mask Register (BMR) and how to clear the BMR's contents. Data may also be inverted when being transferred between the BMR and DRAM.

**BMR READ TRANSFER (BMR-RT)**

Any DRAM row may be transferred to the bit mask register by using the BMR READ TRANSFER function. When  $\overline{RAS}$  falls,  $\overline{TR}/(\overline{OE})$  is LOW to select a transfer cycle. TRM is HIGH to indicate that the BMR is involved in the TRANSFER cycle, and DSF2 is LOW to indicate that the data is to be transferred to the BMR (as opposed to using the contents of the BMR as bit mask data). The remainder of the timing and control required is identical to a normal READ TRANSFER cycle. No Tap address is loaded in this TRANSFER.

Note that the SAM transfer select (STS) pin is used to select whether non-inverted (STS = LOW) or inverted (STS = HIGH) data is transferred to the bit mask register. For all transfers to or from the bit mask register, the state of the MKD pin when  $\overline{RAS}$  falls selects whether the Serial Mask Input (SMI) feature is enabled (see the Functional Truth Table). SMI is a special serial input mode that allows mask information to be clocked into the BMR at the same address location as the data clocked into SAMb (see the SMI mode description). MKD is LOW when  $\overline{RAS}$  falls to disable SMI or HIGH to enable SMI. After the transfer is completed, the MKD pin then acts either as a mask data input to the BMR (SMI enabled) or is "don't care" (SMI disabled). The MKD input is tied to the 8 bit-planes, the data on the MKD pin is written to each bit-plane simultaneously.

**BMR INVERTED READ TRANSFER (BMR-IRT)**

If the STS pin is HIGH at  $\overline{RAS}$  time the DRAM data will be inverted before being written to the BMR. All 2,048 bits involved in the transfer will be complemented. The functionality and logic levels for the other control inputs are

identical to the BMR READ TRANSFER cycle. Note that MKD is still used to enable or disable the SMI mode. There is no added cycle time delay for either the BMR INVERTED READ or BMR INVERTED WRITE TRANSFER cycles.

**BMR WRITE TRANSFER (BMR-WT)**

The contents of the BMR may also be transferred to any DRAM row by using the BMR WRITE TRANSFER cycle.  $(\overline{ME})/\overline{WE}$  and DSF2 are LOW and TRM is HIGH when  $\overline{RAS}$  falls, to select a write transfer from the BMR. The DQ inputs are used to input a DQ bit-plane mask when  $\overline{RAS}$  falls. This allows each of the four DQ planes to be write enabled or disabled during the BMR-WT. The MKD input is used to enable or disable the SMI mode. STS must be LOW at  $\overline{RAS}$  time to transfer non-inverted BMR data to the DRAM row selected.

**BMR INVERTED WRITE TRANSFER (BMR-IWT)**

As with the BMR INVERTED READ TRANSFER, the 2,048 bits involved in the transfer may be inverted while being transferred. Taking STS HIGH at  $\overline{RAS}$  time will cause the BMR data to be inverted before it is stored in the selected DRAM row. The other control and DQ (mask) inputs are the same as the BMR-WT.

**SAM-TO-BMR TRANSFER (SAM-BMR)**

The contents of either SAM may be transferred to the BMR in the same manner that a DRAM row is transferred. In this case, DSF1 is HIGH to indicate that the SAM is the source of the data instead of the DRAM.  $(\overline{ME})/\overline{WE}$  is used to indicate the direction of the transfer and must be LOW, when  $\overline{RAS}$  falls, for a SAM-TO-BMR TRANSFER. STS is no longer used to select between normal and inverted data, it now indicates which SAM is involved in the transfer. Since a SAM-TO-BMR TRANSFER "reads" data from the SAM, the SAM will be placed into input mode by this transfer cycle. The MKD input is still used to determine if the SMI mode will be enabled after the transfer is completed. Since no DRAM access is involved, it is not necessary to provide any particular ROW address at  $\overline{RAS}$  time. However, whichever ROW address is present at  $\overline{RAS}$  time will be used as the address for a  $\overline{RAS}$ -ONLY REFRESH. Since a SAM is involved in the transfer, a new SAM starting address (or Tap) will be loaded at  $\overline{CAS}$  time. This address will be loaded into the serial address counter of the SAM selected by STS at  $\overline{RAS}$  time.

**Note:** Any SAM/BMR TRANSFER will take the SAM involved in the transfer out of the split SAM mode, if it was in that mode before the transfer.

**BMR-TO-SAM TRANSFER (BMR-SAM)**

The contents of the BMR may also be transferred to one of the SAM registers. The  $(\overline{ME})/\overline{WE}$  input is used to indicate the direction of the transfer and must be HIGH for a BMR-TO-SAM TRANSFER. STS is LOW to select SAMa or HIGH to select SAMb as the destination for the BMR data. The remaining inputs and functionality are identical to the SAM-TO-BMR TRANSFER. Since a BMR-TO-SAM TRANSFER writes new data to the selected SAM register, the I/O for the SAM involved will be placed in the output mode and a new Tap address will be loaded when  $\overline{CAS}$  falls.

**CLEAR BIT MASK REGISTER (CLR-BMR)**

The entire contents of the BMR can be cleared (set all bit LOW) within a single transfer cycle by performing a CLEAR BMR cycle. Unlike the other cycles that access the BMR, TRM is LOW at  $\overline{RAS}$  time for the CLEAR BIT MASK REGISTER function.  $\overline{TR}/(\overline{OE})$  is LOW to indicate that the cycle is a transfer cycle (although there is really no data transfer involved). The CLR-BMR function is selected when  $\overline{ME}/(\overline{WE})$ , DSF1 and DSF2 are HIGH when RAS falls.

When the BMR is cleared, all data will be masked when a BIT MASKED TRANSFER cycle is performed.

The BMR INVERTED WRITE and BMR WRITE TRANSFERS may be used with the CLR-BMR function to set or clear, respectively, any DRAM row. The CLR-BMR function is used to clear the BMR then the BMR TRANSFERS are performed to the addressed DRAM row.

The CLEAR BIT MASK REGISTER function is useful when using the SERIAL MASK INPUT mode. It is automatically performed (when in the SMI mode) when data is transferred from SAMb to the DRAM (see SERIAL MASK INPUT section).

**SERIAL MASK INPUT (SMI)**

Whenever the BMR is accessed, the MKD input is sensed and latched into the BMR control logic. If the MKD pin is LOW at  $\overline{RAS}$  time the Serial Mask Input (SMI) mode is disabled and the BMR may only be loaded via internal transfer cycles. If MKD is HIGH when  $\overline{RAS}$  falls, during a BMR access, then the BMR control logic enables the SMI mode and the BMR may be serially loaded via the MKD input.

When SMI is enabled, the MKD input is coupled to all eight of the bit mask register's DQ planes (see Figure 9). The SCb clock input and SAMb's address counter are used to input data to SAMb and the BMR. SEB will enable (LOW) or disable (HIGH) input data to SAMb and the BMR, the address count will increment regardless of the state of SEB.

The most common application of the SMI mode is to automatically load a transfer mask with the new data written to SAMb. To initialize the sequence, the BMR is cleared (CLR-BMR) with MKD = HIGH at  $\overline{RAS}$  time to




Figure 9  
SERIAL-MASK-INPUT MODE BLOCK DIAGRAM

enable the SMI mode. Then SAMb is prepared to accept input data by performing PSEUDO WRITE TRANSFER. The SAM starting address loaded will also apply to the BMR. For every address location that to which data is written in SAMb, the corresponding address location in the BMR will be written to the value present on MKD (all eight planes of the BMR will be written). After the input of data to SAMb is complete, a BIT MASKED WRITE TRANSFER may be performed and only the unmasked data from SAMb will be transferred to the DRAM. The BMR will be cleared automatically after a BIT MASKED WRITE TRANSFER from SAMb, if the device is in the SMI mode. A BMSWT from SAMb will clear on half of the BMR. This allows a new mask to be loaded during the next fill of SAMb, without performing a CLR-BMR cycle. If data is to be masked during the BMWT, then MKD is held LOW when the corresponding SAMb data is written. If the data is to be written (unmasked) to the DRAM during the BMWT, then MKD is held HIGH when the corresponding SAMb location is written. The function of the MKD pin is dependent on the I/O direction of SAMb. MKD is an input only, if SMI is enabled and SAMb is in input mode. If SMI is enabled and SAMb is in output mode, the MKD input is a "don't care," and no new data may be written to the BMR via MKD. MKD

is also "don't care" if the SMI mode is disabled. Note that the mask data loaded via SAMb may also be applied to a SAMA TRANSFER cycle, if the mask has not been cleared by a SAMb TRANSFER or a CLR-BMR cycle. The BMR will not be cleared after a TRANSFER involving SAMA.

**POWER UP INITIALIZATION**

When Vcc is initially supplied or when refresh is interrupted for more than 8ms the device must be initialized.

After Vcc is at specified operating conditions, for 100µs (minimum), eight RAS cycles must be executed to initialize the dynamic memory array. When the device is initialized the DRAM I/O pins (DQs) are in a High-Z state, regardless of the state of  $(\overline{TR})/\overline{OE}$ . The DRAM array will contain random data.

The SAM portion of the device is completely static and does not require an initialization cycle. Both SAM ports will power up in the serial input mode (WRITE TRANSFERS) and the SAM I/O pins (SDQ's) are in a High-Z state, regardless of the state of SEab. Also, SPLIT TRANSFER and SMI modes are disabled. Both QSF (MT43C8128) outputs may be in the High or LOW state. Both SAMs as well as bit mask, color, and DRAM mask registers all contain random data after power-up.

**TRUTH TABLE 1**

CODE	FUNCTION	RAS FALLING EDGE										CAS FALL		AD-A8 <sup>2</sup>		DQ1-DQ8 <sup>3</sup>		REGISTERS	
		CAS <sup>4</sup>	TR/DE	WE/WE <sup>1A</sup>	DSF1	DSF2	SEa, SEb	TRM	MKD	STS	DSF1	RAS	CAS, AB=X	RAS	CAS, WE <sup>4</sup>	MASK	COLOR		
<b>DRAM OPERATIONS</b>																			
CBR	CAS-BEFORE-RAS REFRESH	0	X	1 <sup>11</sup>	X	X	X	X	X	X	X	X	X	X	X	—	—		
ROR	RAS-ONLY REFRESH	1	1	X	X	X	X	X	X	X	—	ROW	—	X	—	—			
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	0 <sup>11</sup>	X	X	X	X	0	ROW	COLUMN	X	VALID DATA	—			
RWNM	NONPERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	0 <sup>11</sup>	X	X	X	X	0	ROW	COLUMN	WRITE MASK	VALID DATA	LOAD & USE			
RWOM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	0 <sup>11</sup>	X	X	X	X	0	ROW	COLUMN	X	VALID DATA	USE			
BW	BLOCK WRITE TO DRAM (NO DATA MASK)	1	1	1	0	0 <sup>11</sup>	X	X	X	X	1	ROW	COLUMN (A2-A7)	X	COLUMN MASK	—	USE		
BWNM	NONPERSISTENT (LOAD & USE) MASKED BLOCK WRITE TO DRAM	1	1	0	0	0 <sup>11</sup>	X	X	X	X	1	ROW	COLUMN (A2-A7)	WRITE MASK	COLUMN MASK	LOAD & USE			
BWOM	PERSISTENT (USE MASK REGISTER) MASKED BLOCK WRITE TO DRAM	1	1	0	1	0 <sup>11</sup>	X	X	X	X	1	ROW	COLUMN (A2-A7)	X	COLUMN MASK	USE	USE		
<b>REGISTER OPERATIONS</b>																			
LMR	LOAD MASK REGISTER	1	1	1	1	0 <sup>11</sup>	X	X	X	X	0	X <sup>5</sup>	X	X	WRITE MASK	LOAD	—		
LCR	LOAD COLOR REGISTER	1	1	1	1	0 <sup>11</sup>	X	X	X	X	1	X <sup>5</sup>	X	X	COLOR DATA	—	LOAD		
<b>TRANSFER OPERATIONS</b>																			
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	0	X	0	X	0=SAma 1=SAmb	X	ROW	TAP <sup>6</sup>	X	X	—	—		
SRT <sup>9</sup>	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	0	X	0	X	0=SAma 1=SAmb	X	ROW	TAP <sup>6</sup>	X	X	—	—		
WT	WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	0	0	0	0	X	0=SAma 1=SAmb	X	ROW	TAP <sup>6</sup>	X	X	—	—		
PWT	PSEUDO WRITE TRANSFER (SERIAL INPUT MODE ENABLE)	1	0	0	0	0	1	0	X	0=SAma 1=SAmb	X	X <sup>5</sup>	TAP <sup>6</sup>	X	X	—	—		
MSWT <sup>9</sup>	SPLIT WRITE TRANSFER (SPLIT SAM-TO-DRAM TRANSFER DQ WITH MASK)	1	0	0	1	0	X	0	X	0=SAma 1=SAmb	X	ROW	TAP <sup>6</sup>	DQ MASK	X	—	—		
MWT	DQ MASKED WRITE TRANSFER	1	0	0	0	1	X	0	X	0=SAma 1=SAmb	X	ROW	TAP <sup>6</sup>	DQ MASK	X	—	—		

**MULTI-PORT DRAM**

TRUTH TABLE 1

CODE	FUNCTION	RAS FALLING EDGE									CAS FALL	A0-A8 <sup>7</sup>		DQ1-DQ8 <sup>8</sup>		REGISTERS	
		CAS	TR/OE	ME/WE <sup>10</sup>	DSF1	DSF2	SEa, SEb	TRM	MKD	STS	DSF1	RAS	CAS, A8=X	RAS	CAS, WE <sup>9</sup>	MASK	COLOR
<b>BIT MASK REGISTER OPERATIONS</b>																	
BMR-RT	BMR READ TRANSFER (DRAM -BMR TRANSFER)	1	0	1	0	0	X	1	0/1 <sup>7</sup>	0	X	ROW	X	X	X	—	—
BMR-IRT	BMR READ TRANSFER (DRAM -INVERT -BMR TRANSFER)	1	0	1	0	0	X	1	0/1 <sup>7</sup>	1	X	ROW	X	X	X	—	—
BMR-WT	BMR WRITE TRANSFER (BMR -DRAM TRANSFER)	1	0	0	0	0	X	1	0/1 <sup>7</sup>	0	X	ROW	X	DQ MASK	X	—	—
BMR-IWT	BMR WRITE TRANSFER (BMR -INVERT -DRAM TRANSFER)	1	0	0	0	0	X	1	0/1 <sup>7</sup>	1	X	ROW	X	DQ MASK	X	—	—
SAM-BMR	SAM -BMR TRANSFER	1	0	0	1	0	X	1	0/1 <sup>7</sup>	0=SAMa 1=SAMB	X	X <sup>5</sup>	TAP <sup>6</sup>	X	X	—	—
BMR-SAM	BMR -SAM TRANSFER	1	0	1	1	0	X	1	0/1 <sup>7</sup>	0=SAMa 1=SAMB	X	X <sup>5</sup>	TAP <sup>6</sup>	X	X	—	—
CLR-BMR	CLEAR BIT MASK REGISTER (SETS BMR TO ALL "0's")	1	0	1	1	1	X	0	0/1 <sup>7</sup>	X	X	X <sup>5</sup>	X	X	X	—	—
<b>BIT MASKED TRANSFER OPERATIONS</b>																	
BMRT	BIT MASKED READ TRANSFER (BM DRAM -SAM TRANSFER)	1	0	1	0	1	X	1	X	0=SAMa 1=SAMB	X	ROW	TAP <sup>6</sup>	X	X	—	—
BMSRT <sup>9</sup>	BIT MASKED SPLIT READ TRANSFER (BM SPLIT DRAM -SAM TRANSFER)	1	0	1	1	1	X	1	X	0=SAMa 1=SAMB	X	ROW	TAP <sup>6</sup>	X	X	—	—
BMWT	BIT MASKED WRITE TRANSFER (BM SAM -DRAM TRANSFER)	1	0	0	0	1	X	1	X <sup>8</sup>	0=SAMa 1=SAMB	X	ROW	TAP <sup>6</sup>	X	X	—	—
BMSWT <sup>9</sup>	BIT MASKED SPLIT WRITE TRANSFER (BM SPLIT SAM -DRAM TRANSFER)	1	0	0	1	1	X	1	X <sup>8</sup>	0=SAMa 1=SAMB	X	ROW	TAP <sup>6</sup>	DQ MASK	X	—	—

**NOTE:**

- 0 = LOW (V<sub>IL</sub>), 1 = HIGH (V<sub>IH</sub>), X = "don't care," — = "not applicable."
- These columns show what must be present on the A0-A8 inputs when  $\overline{\text{RAS}}$  falls and A0-A7 when  $\overline{\text{CAS}}$  falls.
- These columns show what must be present on the DQ1-DQ8 inputs when  $\overline{\text{RAS}}$  falls and when  $\overline{\text{CAS}}$  falls.
- With WRITE cycles, the input data is latched at the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{ME/WE}}$ , whichever is later. Similarly, with READ cycles, the output data is enabled on the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{TR/OE}}$ , whichever is later.
- The row that is addressed will be refreshed, but no particular ROW address is required.
- Tap Address; this is the SAM location that the first SC cycle will access. For SPLIT TRANSFERS, the half receiving the transfer is determined by the MSB of the internal address counter. The SAM half not currently being accessed will be the half receiving the transfer. Column address A7 is a "don't care" for SPLIT TRANSFERS.
- The Serial Mask Input mode (SMI) is enabled ("1") or disabled ("0") when the BMR is accessed (see BMR OPERATIONS). If SMI is enabled (MKD = "1"), mask data is serially clocked into the BMR with SCb and the BMR is automatically cleared after a BIT MASKED WRITE or BIT MASKED SPLIT WRITE TRANSFER cycle from SAMb. For BIT MASKED READ TRANSFERS to any SAM and BIT MASKED WRITE TRANSFERS from SAMa, the BMR is not cleared automatically.
- If the SMI mode is enabled, mask data is clocked into the BMR with SCb.
- SPLIT TRANSFERS do not change SAM I/O direction.
- SAM I/O direction is a function of the state of  $\overline{\text{ME/WE}}$  at  $\overline{\text{RAS}}$  time. If  $\overline{\text{ME/WE}}$  is LOW, then the selected SAM is an input; if  $\overline{\text{ME/WE}}$  is HIGH, then the SAM is an output (except for SPLIT TRANSFERS).
- The MT43C8128/9 operates properly if this state is "X", but to allow for future functional enhancements it is recommended that they are driven as shown in the Truth Table.

MULTI-PORT DRAM

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Operating Temperature, T<sub>A</sub> (Ambient) ..... 0°C to +70°C  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1.5W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.75	5.25	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1

**DC ELECTRICAL CHARACTERISTICS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±5%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT Any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ); all other pins not under test = 0V	I <sub>L</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Dout is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> ).	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I <sub>OUT</sub> = -2.5mA)	V <sub>OH</sub>	2.4		V	1
Output Low Voltage (I <sub>OUT</sub> = 2.5mA)	V <sub>OL</sub>		0.4	V	

**CAPACITANCE**

(T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8, TRM, MKD	C <sub>I1</sub>		5	pF	2
Input Capacitance: RAS, CAS, ME/WE, TR/OE, SCa,b, SEa,b, DSF1,2, STS SSFa,b	C <sub>I2</sub>		7	pF	2
Input/Output Capacitance: DQ, SDQa,b	C <sub>I/O</sub>		9	pF	2
Output Capacitance: QSFa,b	C <sub>O</sub>		9	pF	2

**MULTI-PORT DRAM**

**DRAM CURRENT DRAIN; SAMa, SAMb and SERIAL MASK INPUT (SMI) INACTIVE**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±5%)

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-8	-10		
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling; $^1RC = ^1RC$ (MIN))	Icc1	105	95	mA	3, 4 25
OPERATING CURRENT: PAGE MODE ( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ = Cycling; $^1PC = ^1PC$ (MIN))	Icc2	100	90	mA	3, 4 27
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{RAS} = \overline{CAS} = V_{IH}$ , after 8 $\overline{RAS}$ cycles (MIN))	Icc3	10	10	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ , after 8 $\overline{RAS}$ cycles min). All other inputs ≥ V <sub>CC</sub> - 0.2V or ≤ V <sub>SS</sub> + 0.2V	Icc4	2	2	mA	
REFRESH CURRENT: $\overline{RAS}$ -ONLY ( $\overline{RAS}$ = Cycling; $\overline{CAS} = V_{IH}$ )	Icc5	110	100	mA	3, 26
REFRESH CURRENT: $\overline{CAS}$ -BEFORE- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling)	Icc6	110	100	mA	3, 5 26
TRANSFER CURRENT: SAM/DRAM DATA TRANSFER	Icc7	105	95	mA	3

**SERIAL PORT CURRENT DRAIN; SAMa, SAMb and/or SMI MODE**

(Notes 3, 4) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±5%)

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-8	-10		
OPERATING CURRENT: SERIAL PORT (SAMa/SAMb) (SCa/SCb = Cycling; $^1SC = ^1SC$ (MIN); $\overline{SEa}/\overline{SEb} = V_{IL}$ )	Icc8	45	40	mA	
OPERATING CURRENT: SMI MODE (SAMb) (SCb = Cycling; $^1SC = ^1SC$ (MIN); $\overline{SEb} = V_{IL}$ )	Icc9	20	20	mA	
STANDBY CURRENT: SERIAL PORT (SAMa/SAMb) Power supply standby current (SCa/SCb = V <sub>IH</sub> or V <sub>IL</sub> ; $\overline{SEa}/\overline{SEb} = V_{IH}$ )	Icc10	0	0	mA	
STANDBY CURRENT: SMI MODE (SAMb) Power supply standby current (SCb = V <sub>IH</sub> or V <sub>IL</sub> ; $\overline{SEb} = V_{IH}$ )	Icc11	0	0	mA	

**TOTAL CURRENT DRAIN**

(Notes 3, 4) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±5%)

Icc(TOTAL)	= DRAM CURRENT (Icc1-7) + SAMa CURRENT (Icc8 or Icc10) + SAMb CURRENT (Icc8 or Icc10) + SMI CURRENT (Icc9 or Icc11) [+ 10mA (If DRAM CURRENT = Icc3 or Icc4)]
------------	---

Example 1:

Operating current (-8) with DRAM operating in Fast Page Mode, SAMa active, SAMb and SMI inactive:

Icc(TOTAL)	= DRAM CURRENT (Icc2) + SAMa CURRENT (Icc8) + SAMb CURRENT (Icc10) + SMI CURRENT (Icc11) [+ 0] = 100 + 45 + 0 + 0 = 145mA (MAX)
------------	--

Example 2:

Operating current (-10) with DRAM operating in CMOS Standby, SAMa and SAMb active, SMI active:

Icc(TOTAL)	= DRAM CURRENT (Icc4) + SAMa CURRENT (Icc8) + SAMb CURRENT (Icc8) + SMI CURRENT (Icc9) [+ 10] = 2 + 40 + 40 + 20 + 10 = 112mA (MAX)
------------	--

MULTIPORT DRAM

## DRAM TIMING PARAMETERS

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C; V<sub>CC</sub> = 5V ±5%)

AC CHARACTERISTICS		-8		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>1</sup> RC	150		180		ns	
READ-MODIFY-WRITE cycle time	<sup>1</sup> RWC	205		235		ns	
FAST-PAGE-MODE READ or WRITE cycle time	<sup>1</sup> PC	50		50		ns	
FAST-PAGE-MODE READ-MODIFY-WRITE cycle time	<sup>1</sup> PRWC	95		120		ns	
Access time from $\overline{\text{RAS}}$	<sup>1</sup> RAC		80		100	ns	14, 17
Access time from $\overline{\text{CAS}}$	<sup>1</sup> CAC		20		25	ns	15
Access time from (TR)/ $\overline{\text{OE}}$	<sup>1</sup> OE		20		25	ns	
Access time from column address	<sup>1</sup> AA		40		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	<sup>1</sup> CPA		45		55	ns	
$\overline{\text{RAS}}$ pulse width	<sup>1</sup> RAS	80	20,000	100	20,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	<sup>1</sup> RASP	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	<sup>1</sup> RSH	20		25		ns	
$\overline{\text{RAS}}$ precharge time	<sup>1</sup> RP	60		70		ns	
$\overline{\text{CAS}}$ pulse width	<sup>1</sup> CAS	20	10,000	25	10,000	ns	
$\overline{\text{CAS}}$ hold time	<sup>1</sup> CSH	80		100		ns	
$\overline{\text{CAS}}$ precharge time	<sup>1</sup> CP	10		10		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<sup>1</sup> RCD	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<sup>1</sup> CRP	5		5		ns	
Row address setup time	<sup>1</sup> ASR	0		0		ns	
Row address hold time	<sup>1</sup> RAH	12		15		ns	
$\overline{\text{RAS}}$ to column address delay time	<sup>1</sup> RAD	17	40	20	50	ns	18
Column address setup time	<sup>1</sup> ASC	0		0		ns	
Column address hold time	<sup>1</sup> CAH	15		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	<sup>1</sup> AR	60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	<sup>1</sup> RAL	40		50		ns	
Read command setup time	<sup>1</sup> RCS	0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	<sup>1</sup> RCH	0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	<sup>1</sup> RRH	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	<sup>1</sup> CLZ	3		3		ns	
Output buffer turn-off delay	<sup>1</sup> OFF	3	20	3	20	ns	20, 23
Output disable	<sup>1</sup> OD	3	10	3	20	ns	20, 23
Output disable hold time from start of WRITE	<sup>1</sup> OEH	15		15		ns	28
Output Enable to $\overline{\text{RAS}}$ delay	<sup>1</sup> ORD	0		0		ns	

MULTIPOINT DRAM

**DRAM TIMING PARAMETERS (continued)**  
**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**  
 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 5\%$ )

AC CHARACTERISTICS		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command setup time	$t^1_{WCS}$	0		0		ns	21
Write command hold time	$t^1_{WCH}$	15		20		ns	
Write command hold time (referenced to $\overline{RAS}$ )	$t^1_{WCR}$	60		75		ns	
Write command pulse width	$t^1_{WP}$	15		15		ns	
Write command to $\overline{RAS}$ lead time	$t^1_{RWL}$	20		25		ns	
Write command to $\overline{CAS}$ lead time	$t^1_{CWL}$	20		25		ns	
Data-in setup time	$t^1_{DS}$	0		0		ns	22
Data-in hold time	$t^1_{DH}$	20		20		ns	22
Data-in hold time (referenced to $\overline{RAS}$ )	$t^1_{DHR}$	60		70		ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t^1_{RWD}$	100		130		ns	21
Column address to $\overline{WE}$ delay time	$t^1_{AWD}$	60		80		ns	21
$\overline{CAS}$ to $\overline{WE}$ delay time	$t^1_{CWD}$	40		60		ns	21
Transition time (rise or fall)	$t^1_T$	3	35	3	35	ns	9, 10
Refresh period (512 cycles)	$t^1_{REF}$		8		8	ms	
$\overline{RAS}$ to $\overline{CAS}$ precharge time	$t^1_{RPC}$	0		0		ns	
$\overline{CAS}$ setup time ( $\overline{CAS}$ -BEFORE- $\overline{RAS}$ refresh)	$t^1_{CSR}$	10		10		ns	5
$\overline{CAS}$ hold time ( $\overline{CAS}$ -BEFORE- $\overline{RAS}$ refresh)	$t^1_{CHR}$	30		30		ns	5
$\overline{ME}/\overline{WE}$ to $\overline{RAS}$ setup time	$t^1_{WSR}$	0		0		ns	
$\overline{ME}/\overline{WE}$ to $\overline{RAS}$ hold time	$t^1_{RWH}$	15		15		ns	
Mask data to $\overline{RAS}$ setup time	$t^1_{MS}$	0		0		ns	
Mask data to $\overline{RAS}$ hold time	$t^1_{MH}$	15		15		ns	

MULTI-PORT DRAM

**TRANSFER AND MODE CONTROL TIMING PARAMETERS**  
**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**  
 (Notes 6, 7, 8, 9, 10) ( $0^{\circ}C \leq T_A \leq +70^{\circ}C$ ;  $V_{CC} = 5V \pm 5\%$ )

AC CHARACTERISTICS		-8		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
$\overline{TR}/(\overline{OE})$ LOW to $\overline{RAS}$ setup time	<sup>1</sup> TLS	0		0		ns	
$\overline{TR}/(\overline{OE})$ LOW to $\overline{RAS}$ hold time	<sup>1</sup> TLH	15	10,000	15	10,000	ns	
$\overline{TR}/(\overline{OE})$ LOW to $\overline{RAS}$ hold time (REAL-TIME READ TRANSFER only)	<sup>1</sup> RTH	70	10,000	80	10,000	ns	
$\overline{TR}/(\overline{OE})$ LOW to $\overline{CAS}$ hold time (REAL-TIME READ TRANSFER only)	<sup>1</sup> CTH	20		25		ns	
$\overline{TR}/(\overline{OE})$ HIGH to SC lead time	<sup>1</sup> TSL	5		5		ns	
$\overline{TR}/(\overline{OE})$ HIGH to $\overline{RAS}$ precharge time	<sup>1</sup> TRP	60		70		ns	
$\overline{TR}/(\overline{OE})$ precharge time	<sup>1</sup> TRW	25		30		ns	
First SC edge to $\overline{TR}/(\overline{OE})$ HIGH delay time	<sup>1</sup> TSD	15		15		ns	
$\overline{RAS}$ to first SC edge delay time	<sup>1</sup> RSD	80		95		ns	
$\overline{CAS}$ to first SC edge delay time	<sup>1</sup> CSD	25		30		ns	
Serial output buffer turn-off delay from $\overline{RAS}$	<sup>1</sup> SDZ	10	50	10	50	ns	
SC to $\overline{RAS}$ setup time	<sup>1</sup> SRS	30		30		ns	
Serial data input to $\overline{SE}$ delay time	<sup>1</sup> SZE	0		0		ns	
$\overline{RAS}$ to SD buffer turn-on time	<sup>1</sup> SRO	10		15		ns	
Serial data input delay from $\overline{RAS}$	<sup>1</sup> SDD	60		60		ns	
Serial data input to $\overline{RAS}$ delay time	<sup>1</sup> SZS	0		0		ns	
Serial Input Mode enable ( $\overline{SE}$ ) to $\overline{RAS}$ setup time	<sup>1</sup> ESR	0		0		ns	
Serial Input Mode enable ( $\overline{SE}$ ) to $\overline{RAS}$ hold time	<sup>1</sup> REH	15		15		ns	
$\overline{TR}/(\overline{OE})$ HIGH to $\overline{RAS}$ setup time	<sup>1</sup> YS	0		0		ns	
$\overline{TR}/(\overline{OE})$ HIGH to $\overline{RAS}$ hold time	<sup>1</sup> YH	15		15		ns	
DSF, TRM, STS, MKD to $\overline{RAS}$ setup time	<sup>1</sup> FSR	0		0		ns	
DSF, TRM, STS, MKD to $\overline{RAS}$ hold time	<sup>1</sup> RFH	15		15		ns	
DSF to $\overline{RAS}$ hold time	<sup>1</sup> FHR	60		65		ns	
DSF to $\overline{CAS}$ setup time	<sup>1</sup> FSC	0		0		ns	
DSF to $\overline{CAS}$ hold time	<sup>1</sup> CFH	15		20		ns	
SC to QSF delay time	<sup>1</sup> SQD		35		40	ns	29
$\overline{RAS}$ to QSF delay time	<sup>1</sup> RQD		65		85	ns	29
$\overline{CAS}$ to QSF delay time	<sup>1</sup> CQD		35		40	ns	29
$\overline{TR}/\overline{OE}$ to QSF delay time	<sup>1</sup> TQD		25		30	ns	29
SPLIT TRANSFER setup time	<sup>1</sup> STS	30		35		ns	29
SPLIT TRANSFER hold time	<sup>1</sup> STH	0		0		ns	29

**MULTIPORT DRAM**

## SAM TIMING PARAMETERS

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) ( $0^{\circ}C \leq T_A \leq +70^{\circ}C$ ;  $V_{CC} = 5V \pm 5\%$ )

AC CHARACTERISTICS		-8		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
Serial clock cycle time	$t^1SC$	28		30		ns	
Access time from SC	$t^1SAC$		25		27	ns	24, 31
SC precharge time (SC LOW time)	$t^1SP$	10		10		ns	
SC pulse width (SC HIGH time)	$t^1SAS$	10		10		ns	
Access time from $\overline{SE}$	$t^1SEA$		15		20	ns	24
$\overline{SE}$ precharge time	$t^1SEP$	10		15		ns	
$\overline{SE}$ pulse width	$t^1SE$	10		15		ns	
Serial data out hold time after SC HIGH	$t^1SOH$	5		5		ns	24, 31
Serial output buffer turn-off delay from $\overline{SE}$	$t^1SEZ$	3	12	3	15	ns	20, 24
Serial data in setup time	$t^1SDS$	0		0		ns	24
Serial data in hold time	$t^1SDH$	10		10		ns	24
Serial mask data in setup time	$t^1MDS$	0		0		ns	
Serial mask data in hold time	$t^1MDH$	10		10		ns	
SERIAL INPUT (Write) Enable setup time	$t^1SWS$	0		0		ns	
SERIAL INPUT (Write) Enable hold time	$t^1SWH$	15		15		ns	
SERIAL INPUT (Write) disable setup time	$t^1SWIS$	0		0		ns	
SERIAL INPUT (Write) disable hold time	$t^1SWIH$	15		15		ns	
SSF to SC setup time	$t^1SFS$	0		0		ns	30
SSF to SC hold time	$t^1SFH$	15		20		ns	30
SSF LOW to SC HIGH delay	$t^1SFD$	5		5		ns	30


MULTIPORT DRAM

NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled.  $V_{CC} = 5V \pm 5\%$ ,  $f = 1\text{ MHz}$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ) is assured.
7. An initial pause of  $100\mu\text{s}$  is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is assured. The 8  $\overline{\text{RAS}}$  cycle wake-up should be repeated any time the  ${}^1\text{REF}$  refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5\text{ns}$ .
9.  $V_{IH\text{ MIN}}$  and  $V_{IL\text{ MAX}}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ). Input signals transition between  $0V$  and  $3V$  for AC testing.
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{\text{CAS}} = V_{IH}$ , DRAM data outputs (DQ1-DQ8) is High-Z.
12. If  $\overline{\text{CAS}} = V_{IL}$ , DRAM data outputs (DQ1-DQ8) may contain data from the last valid READ cycle.
13. DRAM output timing measured with a load equivalent to 1 TTL gate and 50pF. Output reference levels:  $V_{OH} = 2.0V$ ;  $V_{OL} = 0.8V$ .
14. Assumes that  ${}^1\text{RCD} < {}^1\text{RCD (MAX)}$ . If  ${}^1\text{RCD}$  is greater than the maximum recommended value shown in this table,  ${}^1\text{RAC}$  will increase by the amount that  ${}^1\text{RCD}$  exceeds the value shown.
15. Assumes that  ${}^1\text{RCD} \geq {}^1\text{RCD (MAX)}$ .
16. If  $\overline{\text{CAS}}$  is LOW at the falling edge of  $\overline{\text{RAS}}$ , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer,  $\overline{\text{CAS}}$  must be pulsed HIGH for  ${}^1\text{CP}$ .
17. Operation within the  ${}^1\text{RCD (MAX)}$  limit ensures that  ${}^1\text{RAC (MAX)}$  can be met.  ${}^1\text{RCD (MAX)}$  is specified as a reference point only; if  ${}^1\text{RCD}$  is greater than the specified  ${}^1\text{RCD (MAX)}$  limit, then access time is controlled exclusively by  ${}^1\text{CAC}$ .
18. Operation within the  ${}^1\text{RAD (MAX)}$  limit ensures that  ${}^1\text{RCD (MAX)}$  can be met.  ${}^1\text{RAD (MAX)}$  is specified as a reference point only; if  ${}^1\text{RAD}$  is greater than the specified  ${}^1\text{RAD (MAX)}$  limit, then access time is controlled exclusively by  ${}^1\text{AA}$ .
19. Either  ${}^1\text{RCH}$  or  ${}^1\text{RRH}$  must be satisfied for a READ cycle.
20.  ${}^1\text{OD}$ ,  ${}^1\text{OFF}$  and  ${}^1\text{SEZ}$  define the time when the output achieves open circuit ( $V_{OH} - 200\text{mV}$ ,  $V_{OL} + 200\text{mV}$ ). This parameter is sampled and not 100% tested.
21.  ${}^1\text{WCS}$ ,  ${}^1\text{RWD}$ ,  ${}^1\text{AWD}$  and  ${}^1\text{CWD}$  are restrictive operating parameters in LATE-WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  ${}^1\text{WCS} \geq {}^1\text{WCS (MIN)}$ , the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle, regardless of  $\overline{\text{TR}}/\overline{\text{OE}}$ . If  ${}^1\text{WCS} < {}^1\text{WCS (MIN)}$ , the cycle is a LATE-WRITE and  $\overline{\text{TR}}/\overline{\text{OE}}$  must control the output buffers during the WRITE to avoid data contention. If  ${}^1\text{RWD} \geq {}^1\text{RWD (MIN)}$ ,  ${}^1\text{AWD} \geq {}^1\text{AWD (MIN)}$  and  ${}^1\text{CWD} \geq {}^1\text{CWD (MIN)}$ , the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of the output buffers (at access time and until  $\overline{\text{CAS}}$  goes back to  $V_{IH}$ ) is indeterminate but the WRITE will be valid, if  ${}^1\text{OD}$  and  ${}^1\text{OE}$  are met. See the LATE-WRITE AC Timing diagram.
22. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early WRITE cycles and  $\overline{\text{ME}}/\overline{\text{WE}}$  leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if  $\overline{\text{TR}}/\overline{\text{OE}}$  is LOW then taken HIGH, DQ goes open. The DQs will go open with  $\overline{\text{OE}}$  or  $\overline{\text{CAS}}$ , whichever goes HIGH first.
24. SAM output timing is measured with a load equivalent to 1 TTL gate and 30pF. Output reference levels:  $V_{OH} = 2.0V$ ;  $V_{OL} = 0.8V$ .
25. Addresses (A0-A8) change two times or less while  $\overline{\text{RAS}} = V_{IL}$ .
26. Addresses (A0-A8) change once or less while  $\overline{\text{RAS}} = L$ .
27. Addresses (A0-A8) change once or less while  $\overline{\text{CAS}} = V_{IH}$  and  $\overline{\text{RAS}} = V_{IL}$ .
28. LATE-WRITE and READ-MODIFY-WRITE cycles must have  ${}^1\text{OD}$  and  ${}^1\text{OE}$  met ( $\overline{\text{OE}}$  HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide previously read data if  $\overline{\text{CAS}}$  remains LOW and  $\overline{\text{OE}}$  is taken LOW after  ${}^1\text{OE}$  is met. If  $\overline{\text{CAS}}$  goes HIGH prior to  $\overline{\text{OE}}$  going back LOW, the DQs will remain open.
29. Applies to the MT43C8128 only.
30. Applies to the MT43C8129 only.
31.  ${}^1\text{SAC}$  is MAX at  $70^\circ\text{C}$  and  $4.75V\text{ Vcc}$ ;  ${}^1\text{SOH}$  is MIN at  $0^\circ\text{C}$  and  $5.25V\text{ Vcc}$ . These limits will not occur simultaneously at any given voltage or temperature  ${}^1\text{SOH} = {}^1\text{SAC}$  - output transition time; this is guaranteed by design.



DRAM FAST PAGE MODE READ CYCLE



MULTIPORT DRAM


WRITE CYCLE FUNCTION TABLE 1

CODE	FUNCTION	LOGIC STATES <sup>2</sup>					
		RAS Falling Edge			CAS Falling Edge		
		A ME/WE	B DSF1	C DQ (Input)	D ME/WE	E DSF1	F DQ (Input)
RW	Normal DRAM WRITE	1	0	X	0	0	DRAM
RWNM	NONPERSISTENT (Load and Use) MASKED WRITE to DRAM	0	0	Write Mask	0/1 <sup>3</sup>	0	DRAM (Masked)
RWOM	PERSISTENT (Use Register) MASKED WRITE to DRAM	0	1	X	0/1 <sup>3</sup>	0	DRAM (Masked)
BW	BLOCK WRITE to DRAM (No DQ Mask)	1	0	X	0/1 <sup>3</sup>	1	Column Mask
BWNM	NONPERSISTENT (Load and Use) MASKED BLOCK WRITE to DRAM	0	0	Write Mask	0/1 <sup>3</sup>	1	Column Mask
BWOM	PERSISTENT (Use Register) MASKED BLOCK WRITE to DRAM	0	1	X	0/1 <sup>3</sup>	1	Column Mask
LMR	Load Mask Data Register	1	1	X	0/1 <sup>3</sup>	0	Write Mask
LCR	Load Color Register	1	1	X	0/1 <sup>3</sup>	1	Color Mask

- NOTE:
1. Refer to this function table to determine the logic states of "A", "B", "C", "D", "E" and "F" for the WRITE cycle timing diagrams on the following pages.
  2. TRM, MKD and STS are "don't care" for all WRITE cycles.
  3. If ME/WE is LOW, an EARLY-WRITE is performed; if it is HIGH, a LATE-WRITE is performed if ME/WE falls after CAS.

MULTIPOINT DRAM


DRAM EARLY-WRITE CYCLE



MULTIPOINT DRAM

**NOTE:** The logic states of "A", "B", "C", "D", "E" and "F" determine the type of WRITE operation performed. See the WRITE Cycle Function Table for a detailed description.

DRAM LATE-WRITE CYCLE 1




MULTIPORT DRAM

**NOTE:** 1. The logic states of "A", "B", "C", "E" and "F" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

**DRAM READ-WRITE CYCLE  
(READ-MODIFY-WRITE CYCLE)**

**MULTIPOINT DRAM**




**NOTE:** The logic states of "A", "B", "C" and "F" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.




**DRAM FAST-PAGE-MODE READ-WRITE CYCLE  
(READ-MODIFY-WRITE or LATE-WRITE CYCLES)**

**MULTIPORT DRAM**






**NOTE:** 1. READ or WRITE cycles may be mixed with READ-MODIFY-WRITE cycles while in FAST PAGE MODE. Use the Write Function Table to determine the proper DSF1 state for the desired WRITE operation.  
2: The logic states of "A", "B", "C" and "F" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

**DRAM RAS-ONLY REFRESH CYCLE**  
(ADDR = A0-A8)



**CAS-BEFORE-RAS REFRESH CYCLE**




 DONT CARE  
 UNDEFINED

**NOTE:** 1. The MT43C8128/9 operates with this state as "don't care," but to allow for future functional enhancements it is recommended that they be driven as illustrated for system upgradability.

**MULTIPORT DRAM**

DRAM HIDDEN-REFRESH CYCLE



MULTIPORT DRAM


- NOTE:**
1. A HIDDEN REFRESH may also be performed after a WRITE or TRANSFER cycle. In the WRITE case, ME/WE = LOW (when CAS goes LOW) and TR/OE = HIGH and the DQ pins stay HIGH-Z. In the TRANSFER case, TR/OE = LOW (when RAS goes LOW) and the DQ pins stay High-Z during the refresh period, regardless of TR/OE.
  2. The MT43C8128/9 operates with this state as "don't care," but to allow for future functional enhancements it is recommended that they be driven as illustrated for system upgradability.

DRAM/BMR TRANSFER CYCLE FUNCTION TABLE 1

CODE	FUNCTION	LOGIC STATES						
		RAS Falling Edge						
		A ME/WE	B DSF1	C DSF2	D TRM	E STS	F MKD	G DQ(Input)
BMR-RT	BMR READ TRANSFER (DRAM→BMR TRANSFER)	1	0	0	1	0	0/1 <sup>1</sup>	X
BMR-IRT	BMR READ TRANSFER (DRAM→invert→BMR TRANSFER)	1	0	0	1	1	0/1 <sup>1</sup>	X
BMR-WT	BMR WRITE TRANSFER (BMR→DRAM TRANSFER)	0	0	0	1	0	0/1 <sup>1</sup>	Mask
BMR-IWT	BMR WRITE TRANSFER (BMR→invert→DRAM TRANSFER)	0	0	0	1	1	0/1 <sup>1</sup>	Mask
CLR-BMR	CLEAR BMR (CLR-BMR)	1	1	1	0	X	0/1 <sup>1</sup>	X

MULTIPORT DRAM

DRAM/BMR TRANSFERS



DONT CARE  
 UNDEFINED

**NOTE:** 1. Serial Mask Input mode is enabled if MKD = HIGH; disabled if MKD = LOW.  
2. It is not necessary to drop  $\overline{CAS}$  during a DRAM/BMR TRANSFER.

**READ TRANSFER CYCLE FUNCTION TABLE 1**

CODE	FUNCTION	LOGIC STATES				
		RAS Falling Edge				
		A DSF1	B DSF2	C TRM	D STS	E MKD
RW	READ TRANSFER	0	0	0	0/1 <sup>2</sup>	X
SRT	SPLIT READ TRANSFER (DRAM→SAM)	1	0	0	0/1 <sup>2</sup>	X
BMRT	BIT MASKED READ TRANSFER	0	1	1	0/1 <sup>2</sup>	X
BMSRT	BIT MASKED SPLIT READ TRANSFER	1	1	1	0/1 <sup>2</sup>	X
BMR-SAM	BMR→SAM TRANSFER	1	0	1	0/1 <sup>2</sup>	0/1 <sup>3</sup>


- NOTE:**
1. Refer to this function table to determine the logic states of "A", "B", "C", "D" and "E" for READ TRANSFER cycle timing diagrams on the following pages.
  2. The state of STS at the falling edge of RAS determines the SAM involved in the transfer. When STS = LOW, the transfer is to SAMa; when STS = HIGH, the transfer is to SAMb.
  3. Serial Mask Input mode is enabled if MKD = HIGH; disabled if MKD = LOW.

**MULTIPOINT DRAM**





**SPLIT READ TRANSFER<sup>3</sup>**  
**(SPLIT DRAM-TO-SAM TRANSFER)**



- NOTE:**
1.  $\overline{CAS}$  is used to load the Tap address. If  $\overline{CAS}$  does not fall, the last Tap address loaded for the addressed SAM will be reused for the idle half.
  2.  $QSF = 0$  when the Lower SAM (bits 0–127) is being accessed.  
 $QSF = 1$  when the Upper SAM (bits 128–255) is being accessed.
  3. The logic states of "A", "B", "C", "D" and "E" determine the type of TRANSFER operation performed. See the Read Transfer Cycle Function Table.

▨ DON'T CARE  
▩ UNDEFINED

MULTIPORT DRAM


**WRITE TRANSFER CYCLE FUNCTION TABLE <sup>1</sup>**

CODE	FUNCTION	LOGIC STATES							
		RAS Falling Edge							SC
		A DSF1	B DSF2	C DQ	D TRM	E STS	F SE	G MKD	H MKD
WT	WRITE TRANSFER (SAM→DRAM)	0	0	X	0	0/1 <sup>2</sup>	0	X	-
PWT	PSEUDO WRITE TRANSFER	0	0	X	0	0/1 <sup>2</sup>	1	X	-
MSWT	DQ MASKED SPLIT WRITE TRANSFER (SAM→DRAM)	1	0	Mask	0	0/1 <sup>2</sup>	X	X	-
MWT	DQ MASKED WRITE TRANSFER (SAM→DRAM)	0	1	Mask	0	0/1 <sup>2</sup>	X	X	-
BMWT	BIT MASKED WRITE TRANSFER (SAM→DRAM)	0	1	X	1	0/1 <sup>2</sup>	X	X	0/1 <sup>4</sup>
BMSWT	BIT MASKED SPLIT WRITE TRANSFER (SAM→DRAM)	1	1	Mask	1	0/1 <sup>2</sup>	X	X	0/1 <sup>4</sup>
SAM-BMR	(SAM→BMR) TRANSFER	1	0	X	1	0/1 <sup>2</sup>	X	0/1 <sup>3</sup>	-

- NOTE:**
1. Refer to this function table to determine the logic states of "A", "B", "C", "D", "E", "F", "G" and "H" for WRITE TRANSFER cycle timing diagrams on the following pages.
  2. The state of STS at the falling edge of RAS determines the SAM involved in the transfer. When STS = LOW, the transfer is to SAMa; when SAM = HIGH, the transfer is to SAMb.
  3. Serial Mask Input (SMI) mode is enabled if MKD = HIGH and disabled if MKD = LOW.
  4. When in the SMI mode (see BMR transfer waveforms) MKD is the SMI data input. MKD data is clocked into all bit planes of the bit mask register with SCb. A logic "1" on MKD will allow data to pass through all the mask; a logic "0" will mask the corresponding location of the SAM during a BIT MASKED TRANSFER. BIT MASKED TRANSFERS to or from SAMa must not take place while mask data is being serially input via SCb and MKD.

**MULTI-PORT DRAM**

**WRITE TRANSFER 4**  
(When part was previously in the SERIAL OUTPUT mode)




MULTIPORT DRAM

- NOTE:**
- $\overline{CAS}$  is used to load the Tap address. If  $\overline{CAS}$  does not fall, the last Tap address loaded for the addressed SAM will be reused.
  - There must be no rising edges on the SC input during this time period.
  - SE must be LOW to input new serial data, but the serial address register is incremented by SC regardless of SE.
  - The logic states of "A", "B", "C", "D", "E", "F", "G" and "H" determine the type of TRANSFER operation performed. See the Write Transfer Cycle Function Table.
  - QSF = 0 when the Lower SAM (bits 0-127) is being accessed.  
QSF = 1 when the Upper SAM (bits 128-255) is being accessed. SSFa, b = "don't care" (MT43C8129).

DON'T CARE  
 UNDEFINED



**SPLIT WRITE TRANSFER<sup>3</sup>  
(SPLIT SAM-TO-DRAM TRANSFER)**




- NOTE:**
1.  $\overline{CAS}$  is used to load the Tap address. If  $\overline{CAS}$  does not fall, the last Tap address loaded for the addressed SAM will be reused.
  2.  $QSF = 0$  when the Lower SAM (bits 0–127) is being accessed.  
 $QSF = 1$  when the Upper SAM (bits 128–255) is being accessed.
  3. The logic states of "A", "B", "C", "D", "E" and "H" determine the type of TRANSFER operation performed. See the Write Transfer Cycle Function Table.


▨ DON'T CARE  
▩ UNDEFINED



MULTIPORT DRAM

SAMa or SAMb SERIAL INPUT



SAMa or SAMb SERIAL OUTPUT



 DON'T CARE  
 UNDEFINED

**NOTE:**  $\overline{SE}a$ ,  $SCa$  and  $SDQa$  are used when accessing  $SAMa$  and  $\overline{SE}b$ ;  $SCb$  and  $SDQb$  are used when access in  $SAMb$ .

MULTIPORT DRAM