



**MOTOROLA**

# MCM4517

**DRAM**

## 16,384-BIT DYNAMIC RAM

The MCM4517 is a 16,384-bit, high-speed, dynamic Random-Access Memory. Organized as 16,384 one-bit words and fabricated using HMOS high-performance, N-channel, silicon-gate technology. This new breed of 5-volt only dynamic RAM combines high performance with low cost and improved reliability.

By multiplexing row- and column-address inputs, the MCM4517 requires only seven address lines and permits packaging in standard 16-pin dual-in-line packages. Complete address decoding is done on chip with address latches incorporated. Data out is controlled by  $\overline{\text{CAS}}$  allowing for greater system flexibility.


All inputs and outputs, including clocks, are fully TTL compatible. The MCM4517 incorporates a one-transistor cell design and dynamic storage techniques.

- Organized as 16,384 Words of 1 Bit
- Single +5 Volt Operation
- Fast 100 ns Operation
- Low Power Dissipation:
  - 170 mW Maximum (Active)
  - 14 mW Maximum (Standby)
- Maximum Access Time
  - MCM4517-10 — 100 ns
  - MCM4517-12 — 120 ns
  - MCM4517-15 — 150 ns
  - MCM4517-20 — 200 ns
- Three-State Data Output
- Internal Latches for Address and Data Input
- Early-Write Common I/O Output Capability
- 64K Compatible 128-cycle, 2 ms Refresh
- $\overline{\text{RAS}}$ -only Refresh Mode
- $\overline{\text{CAS}}$  Controlled Output
- Upward Pin Compatibility from the 16K RAM (MCM4116) to the 64K RAM (MCM6664)
- Allows Undershoot  $V_{IL \text{ min}} = -2 \text{ V}$
- Hidden  $\overline{\text{RAS}}$  Only Refresh Capability

## MOS

(N-CHANNEL, SILICON-GATE)

## 16,384-BIT DYNAMIC RAM



P SUFFIX  
PLASTIC PACKAGE  
CASE 648


### PIN ASSIGNMENT

N/C	1	16	VSS
D	2	15	$\overline{\text{CAS}}$
W	3	14	Q
$\overline{\text{RAS}}$	4	13	A6
A0	5	12	A3
A2	6	11	A4
A1	7	10	A5
VCC	8	9	N/C

### PIN NAMES

A0-A6	.....	Address Input
D	.....	Data In
Q	.....	Data Out
W	.....	Read/Write Input
$\overline{\text{RAS}}$	.....	Row Address Strobe
$\overline{\text{CAS}}$	.....	Column Address Strobe
VCC	.....	Power (+5 V)
VSS	.....	Ground

### BLOCK DIAGRAM




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>in</sub> , V <sub>out</sub>	- 2 to + 7	Vdc
Operating Temperature Range	T <sub>A</sub>	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C
Power Dissipation	P <sub>D</sub>	1.0	W
Data Out Current	I <sub>out</sub>	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

FIGURE 1 — OUTPUT LOAD



\*Includes Jig Capacitance

DRAM

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

(Full Operating Voltage and Temperature Range Unless Otherwise Noted.)

**RECOMMENDED DC OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply Voltage	V <sub>CC</sub> V <sub>SS</sub>	4.5 0	5.0 0	5.5 0	V	1
Logic 1 Voltage, All Inputs	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V	1
Logic 0 Voltage, All Inputs	V <sub>IL</sub>	-2.0	—	0.8	V	1

**DC CHARACTERISTICS**

Characteristics	Symbol	Min	Typ	Max	Units	Notes
V <sub>CC</sub> Supply Current (Standby)	I <sub>CC1</sub>	—	1.8	2.5	mA	5
V <sub>CC</sub> Supply Current (Operating) 4517-10, t <sub>RC</sub> = 235 4517-12, t <sub>RC</sub> = 270 4517-15, t <sub>RC</sub> = 320 4517-20, t <sub>RC</sub> = 350	I <sub>CC2</sub>	—	22 20 18 16	31 28 25 23	mA	4
V <sub>CC</sub> Supply Current (RAS-Only Cycle) 4517-10, t <sub>RC</sub> = 235 4517-12, t <sub>RC</sub> = 270 4517-15, t <sub>RC</sub> = 320 4517-20, t <sub>RC</sub> = 350	I <sub>CC3</sub>	—	14 12 11 10	23 21 19 18	mA	4
V <sub>CC</sub> Standby Current (Standby, Output Enable) (CAS at V <sub>IL</sub> , RAS at V <sub>IH</sub> )	I <sub>CC4</sub>	—	2	5	mA	
V <sub>CC</sub> Supply Current (Page Mode Cycle Only) 4517-10, t <sub>RC</sub> = 235 4517-12, t <sub>RC</sub> = 270 4517-15, t <sub>RC</sub> = 320 4517-20, t <sub>RC</sub> = 350	I <sub>CC5</sub>	—	17 15 13 10	23 21 18 15	mA	
Input Leakage Current (Any Input) (V <sub>SS</sub> ≤ V <sub>in</sub> ≤ V <sub>CC</sub> )	I <sub>I(L)</sub>	—	—	10	μA	
Output Leakage Current (0 ≤ V <sub>out</sub> ≤ 5.5) (CAS at Logic 1)	I <sub>O(L)</sub>	—	—	10	μA	
Output Logic 1 Voltage@I <sub>out</sub> = - 4 mA	V <sub>OH</sub>	2.4	—	—	V	
Output Logic 0 Voltage@I <sub>out</sub> = 4 mA	V <sub>OL</sub>	—	—	0.4	V	

**AC OPERATING CONDITIONS AND CHARACTERISTICS**

(Full Operating Voltage and Temperature Range Unless Otherwise Noted)

(See Notes 2, 3, 9, 14 and Figure 1)

Parameter	Symbol	MCM4517-10   MCM4517-12   MCM4517-15   MCM4517-20								Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	235	—	270	—	320	—	360	—	ns	8, 9
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	285	—	320	—	410	—	440	—	ns	8, 9
Access Time from Row Address Strobe	t <sub>RAC</sub>	—	100	—	120	—	150	—	200	ns	10, 12
Access Time from Column Address Strobe	t <sub>CAC</sub>	—	55	—	65	—	80	—	120	ns	11, 12
Output Buffer and Turn-Off Delay	t <sub>OFF</sub>	0	45	0	50	0	60	0	70	ns	18
Row Address Strobe Precharge Time	t <sub>RP</sub>	110	—	120	—	135	—	150	—	ns	
Row Address Strobe Pulse Width	t <sub>RAS</sub>	115	10000	140	10000	175	10000	200	10000	ns	19
Column Address Strobe Pulse Width	t <sub>CAS</sub>	55	10000	65	10000	95	10000	120	10000	ns	19
Row to Column Strobe Lead Time	t <sub>RCD</sub>	25	45	25	55	25	70	30	80	ns	13
Row Address Setup Time	t <sub>ASR</sub>	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	15	—	15	—	20	—	25	—	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	—	15	—	20	—	20	—	ns	
Column Address Hold Time Referenced to RAS	t <sub>AR</sub>	60	—	70	—	90	—	140	—	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	6

DRAM

AC OPERATING CONDITIONS AND CHARACTERISTICS (Continued)

Parameter	Symbol	MCM4517-10		MCM4517-12		MCM4517-15		MCM4517-20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Command Setup Time	t <sub>RCS</sub>	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time	t <sub>TRCH</sub>	0	—	0	—	0	—	0	—	ns	14
Read Command Hold Time Referenced to RAS	t <sub>TRRH</sub>	20	—	25	—	35	—	40	—	ns	14
Write Command Hold Time	t <sub>WCH</sub>	25	—	30	—	45	—	60	—	ns	
Write Command Hold Time Referenced to RAS	t <sub>WCR</sub>	70	—	85	—	115	—	140	—	ns	
Write Command Pulse Width	t <sub>WCP</sub>	25	—	30	—	50	—	50	—	ns	
Write Command to Row Strobe Lead Time	t <sub>WRWL</sub>	60	—	65	—	110	—	110	—	ns	
Write Command to Column Strobe Lead Time	t <sub>CWL</sub>	45	—	50	—	100	—	100	—	ns	
Data in Setup Time	t <sub>DS</sub>	0	—	0	—	0	—	0	—	ns	15
Data in Hold Time	t <sub>DH</sub>	25	—	30	—	45	—	60	—	ns	15
Data in Hold Time Referenced to RAS	t <sub>DHR</sub>	70	—	85	—	115	—	140	—	ns	
Column to Row Strobe Precharge Time	t <sub>CRP</sub>	0	—	0	—	0	—	0	—	ns	
RAS Hold Time	t <sub>RSH</sub>	70	—	85	—	105	—	120	—	ns	
Refresh Period	t <sub>RFSH</sub>	—	2.0	—	2.0	—	2.0	—	2.0	ms	
Write Command Setup Time	t <sub>WCS</sub>	0	—	0	—	0	—	0	—	ns	16
CAS to WRITE Delay	t <sub>CWD</sub>	55	—	65	—	80	—	100	—	ns	16
RAS to WRITE Delay	t <sub>RVWD</sub>	100	—	120	—	150	—	180	—	ns	16
CAS Hold Time	t <sub>CSH</sub>	100	—	120	—	165	—	200	—	ns	
CAS Precharge, Non Page Mode	t <sub>CPN</sub>	50	—	55	—	70	—	90	—	ns	
RMW Cycle RAS Pulse Width	t <sub>RRW</sub>	135	10000	160	10000	195	10000	220	10000	ns	
RMW Cycle CAS Pulse Width	t <sub>CRW</sub>	95	10000	110	10000	130	10000	140	10000	ns	
Page Mode Cycle Time	t <sub>PC</sub>	125	—	145	—	190	—	260	—	ns	
Page Mode Cycle Time (Read-Modify-Write)	t <sub>PCM</sub>	175	—	200	—	280	—	360	—	ns	
CAS Precharge Time (Page Mode Cycle Only)	t <sub>CP</sub>	60	—	70	—	85	—	105	—	ns	
RAS Pulse Width (Page Mode Cycle Only)	t <sub>RPM</sub>	115	10000	140	10000	175	10000	235	10000	ns	


CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = +5 V. Periodically sampled rather than 100% tested.)

Parameter	Symbol	Typ	Max	Units	Notes
Input Capacitance (A0-A6), D <sub>in</sub>	C <sub>1</sub>	4.0	5.0	pF	7
Input Capacitance RAS, CAS, WRITE	C <sub>2</sub>	5.0	7.0	pF	7


NOTES:

- All voltages referenced to V<sub>SS</sub>
- V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles before proper device operation guaranteed.
- Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- Output is disabled (open-circuit) and RAS and CAS are both at a logic 1.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transmit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I<sub>Δt</sub>/ΔV
- The specifications for t<sub>RC</sub> (min), and t<sub>rwC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
- AC measurements assume t<sub>T</sub> = 5.0 ns.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RC</sub> (Max)
- Assumes that t<sub>RCD</sub> ≥ t<sub>RC</sub> (Max)
- Measured with a current load equivalent to 2 TTL loads (+ 200 μA, - 4 mA) and 100 pF (V<sub>OH</sub> = 2.0 V, V<sub>OL</sub> = 0.8 V).
- Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Either t<sub>TRH</sub> or t<sub>TRCH</sub> must be satisfied for a read cycle.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- t<sub>WCS</sub>, t<sub>CWD</sub>, and t<sub>RVWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RVWD</sub> ≥ t<sub>RVWD</sub> (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- Addresses, data-in and WRITE are don't care. Data-out depends on the state of CAS. If CAS remains low, the previous output will remain valid. CAS is allowed to make an active to inactive transition during the RAS-only refresh cycle. When CAS is brought high, the output will assume a high-impedance state.
- t<sub>off</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- For read and write cycles only.

READ CYCLE TIMING




WRITE CYCLE TIMING




# MCM4517

DRAM


**$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE**  
(Data-In and Write are Don't Care,  $\overline{\text{CAS}}$  is HIGH)




**READ-WRITE/READ-MODIFY-WRITE CYCLE**



**HIDDEN  $\overline{\text{RAS}}$ -ONLY REFRESH CYCLE**



PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE

