

FAST Products

FEATURES

- High-impedance NPN base inputs for reduced loading
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- 3-State outputs ($B_0 - B_7$) or Open-Collector outputs ($A_0 - A_7$)

DESCRIPTION

These devices consist of bus transceiver circuits with 3-State ($B_0 - B_7$) or Open-Collector ($A_0 - A_7$) outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable ($OEAB$, \overline{OEBA}) pins are provided for bus management.

'F653 Octal Transceiver/Register, Inverting (3-State + Open-Collector)

'F654 Octal Transceiver/Register, Inverting (3-State + Open-Collector)

Product Specification

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F653	90MHz	140mA
74F654	90MHz	140mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Cerdip (300mil)	74F653F, 74F654F


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$A_0 - A_7$	A inputs	1.0/0.033	20 μ A/20 μ A
$B_0 - B_7$	B inputs	3.5/0.116	70 μ A/70 μ A
CPAB	A-to-B clock input	1.0/0.033	20 μ A/20 μ A
CPBA	B-to-A clock input	1.0/0.033	20 μ A/20 μ A
SAB	A-to-B select input	1.0/0.033	20 μ A/20 μ A
SBA	B-to-A select input	1.0/0.033	20 μ A/20 μ A
OEAB	Output enable input	1.0/0.033	20 μ A/20 μ A
\overline{OEBA}	Output enable input	1.0/0.033	20 μ A/20 μ A
$A_0 - A_7$	A outputs	OC/106.7	OC/64mA
$B_0 - B_7$	B outputs	750/106.7	15mA/64mA


NOTE:

1. One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL



FAST 74F653, 74F654

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'F653 and 'F654.

The Select pins determine whether data is stored or transferred through the device in real-time.

The Output Enable pins determine the direction of the data flow.

SYMBOL (IEEE/IEC)





Figure 1

FAST 74F653, 74F654

FUNCTION TABLE


OPERATING MODE		INPUTS						DATA I/O	
'F651	'F652	OEBA	OEAB	CPAB	CPBA	SAB	SBA	A _n	B _n
Isolation Store A and B data	Isolation Store A and B data	L	H	HorL	HorL	X	X	Input	Input
		L	H	↑	↑	X	X		
Store A, Hold B Store A in both registers	Store A, Hold B Store A in both registers	X	H	↑	HorL	X	X	Input	un*
		H	H	↑	↑	L	X	Input	Output
Hold A, Store B Store B in both registers	Hold A, Store B Store B in both registers	L	X	HorL	↑	X	X	un*	Input
		L	L	↑	↑	X	L	Output	Input
Real-time \bar{B} data to A bus Stored \bar{B} data to A bus	Real-time B data to A bus Stored B data to A bus	L	L	X	X	X	L	Output	Input
		L	L	X	HorL	X	H		
Real-time \bar{A} data to B bus Stored \bar{A} data to B bus	Real-time A data to B bus Stored A data to B bus	H	H	X	X	L	X	Input	Output
		H	H	HorL	X	H	X		
Stored \bar{A} data to B bus Stored \bar{B} data to A bus	Stored A data to B bus Stored B data to A bus	H	L	HorL	HorL	H	H	Output	Output

NOTES:

* The data output function may be enabled or disabled by various signals at OEBA and OEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

- H = High voltage level
- L = Low voltage level
- X = Don't care
- ↑ = Low-to-High clock transition

LOGIC DIAGRAM



FAST 74F653, 74F654

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state	128	V
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS			UNIT
			Min	Nom	Max	
V _{CC}	Supply voltage		4.5	5.0	5.5	V
V _{IH}	High-level input voltage		2.0			V
V _{IL}	Low-level input voltage				0.8	V
I _{IK}	Input clamp current				-18	mA
V _{OH}	High-level output voltage	A ₀ - A ₇			4.5	V
I _{OH}	High-level output current	V _{OH} = 2.4V or 2.7V	B ₀ - B ₇		-3	mA
		V _{OH} = 2.0V			-15	
I _{OL}	Low-level output current				64	mA
T _A	Operating free-air temperature		0		70	°C

FAST 74F653, 74F654

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						Min	Typ ²	Max	
V _{OH}	High-level output current	A ₀ - A ₇	V _{CC} = MIN, V _{IH} = MIN V _{IL} = MAX, V _{OH} = MAX					250	μA
V _{OH}	High-level output voltage	B ₀ - B ₇	V _{CC} = MIN V _{IL} = MAX V _{IH} = MIN	I _{OH} = -3mA	± 10%V _{CC}	2.4			V
					± 5%V _{CC}	2.7	3.4		V
				I _{OH} = -15mA	± 10%V _{CC}	2.0			V
V _{OL}	Low-level output voltage		V _{CC} = MIN V _{IL} = MAX V _{IH} = MIN	I _{OL} = 48mA	± 10%V _{CC}		0.35	0.50	V
							0.40	0.55	V
				I _{OL} = 64mA	± 5%V _{CC}				V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	V
I _I	Input current at maximum input voltage	Others	V _{CC} = 0.0V, V _I = 7.0V					100	μA
		A ₀ - A ₇ , B ₀ - B ₇	V _{CC} = 5.5V, V _I = 5.5V					1.0	mA
I _{IH}	High-level input current	CPAB, CPBA SAB, SBA	V _{CC} = MAX, V _I = 2.7V					20	μA
I _{IL}	Low-level input current	OEAB, OEBA A ₀ - A ₇	V _{CC} = MAX, V _I = 0.5V					-20	μA
I _{OZH} + I _{IH}	High-level input current	B ₀ - B ₇	V _{CC} = MAX, V _O = 2.7V					70	μA
I _{OZL} + I _{IL}	Low-level input current		V _{CC} = MAX, V _O = 0.5V					-70	μA
I _{OS}	Short-circuit output current ³	B ₀ - B ₇	V _{CC} = MAX			-100		-225	mA
I _{CC}	Supply current (total)	I _{CCH}	V _{CC} = MAX				110	160	mA
							140 ⁴	185 ⁴	
		I _{CCL}					140	210	mA
		160 ⁴	240 ⁴						
		I _{CCZ}				130	175	mA	

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of High-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- These values are for worst case only. Worst case is defined as all (16) I/O pins selected as outputs. Thermal mounting is required when using worst case conditions.

FAST 74F653, 74F654

AC ELECTRICAL CHARACTERISTICS


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			T _A = +25°C V _{CC} = +5.0V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = +5.0V ± 10% C _L = 50pF R _L = 500Ω			
			Min	Typ	Max	Min	Max		
f _{MAX}	Maximum clock frequency	A ₀ - A ₇	Waveform 1	55	70		45		MHz
		B ₀ - B ₇	Waveform 1	100	115		85		MHz
t _{PLH} t _{PHL}	Propagation delay CPBA to A _n	Waveform 1	6.0 6.0	14.5 8.0	19.0 11.0	5.5 5.5	21.0 11.5		ns
t _{PLH} t _{PHL}	Propagation delay CPAB to B _n	Waveform 1	5.5 5.5	7.5 8.0	10.5 10.5	5.0 5.5	12.0 12.0		ns
t _{PLH} t _{PHL}	Propagation delay B _n to A _n	Waveform 3, 4	4.5 4.5	14.0 7.0	18.5 10.0	4.0 4.0	20.0 10.5		ns
t _{PLH} t _{PHL}	Propagation delay A _n to B _n	Waveform 3, 4	4.0 4.0	6.0 6.5	9.5 9.5	3.5 4.0	11.0 10.0		ns
t _{PLH} t _{PHL}	Propagation delay SBA to A _n	Waveform 3, 4	5.0 5.0	15.0 7.5	18.5 10.5	4.5 4.5	21.5 11.5		ns
t _{PLH} t _{PHL}	Propagation delay SAB to B _n	Waveform 3, 4	5.0 5.0	7.0 7.0	10.0 10.0	4.5 4.5	12.0 10.5		ns
t _{PLH} t _{PHL}	Output enable time OEBA to A _n	Waveform 2	6.5 6.5	16.0 10.0	20.0 12.5	6.0 6.0	23.0 14.0		ns
t _{PZH} t _{PZL}	Output enable time OEAB to B _n	Waveform 7 Waveform 8	4.5 6.0	6.5 8.0	9.5 11.0	4.0 5.5	10.0 11.5		ns
t _{PHZ} t _{PLZ}	Output enable time OEAB to B _n	Waveform 7 Waveform 8	6.5 6.0	9.5 9.0	13.0 12.0	6.0 5.5	14.5 14.5		ns

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T _A = +25°C V _{CC} = +5.0V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = +5.0V ± 10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low A _n or B _n to CPAB or CPBA	Waveform 4	4.5 4.5			5.5 5.0		ns
t _h (H) t _h (L)	Hold time, High or Low A _n or B _n to CPAB or CPBA	Waveform 4	0 0			0 0		ns
t _s (H) t _s (L)	Setup time, High or Low OEBA to OEAB	Waveform 5	5.0 5.0			5.0 5.0		ns
t _h (H) t _h (L)	Hold time, High or Low OEBA to OEAB	Waveform 5	0 0			0 0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.5 6.5			4.5 6.5		ns


FAST 74F653, 74F654

AC WAVEFORMS




WF0811FS

Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency




WF0805S

Waveform 2. Enable and Disable Times for Open-Collector Outputs




WF0754FS

Waveform 3. Propagation Delay, A_n or B_n to B_n or A_n and SBA or SAB to A_n or B_n




WF0805S

Waveform 4. Propagation Delay, A_n or B_n to B_n or A_n and SBA or SAB to A_n or B_n




WF0932GS

Waveform 5. Data Setup and Hold Times, and Clock Width




WF22150S

Waveform 6. OEBA to OEAB Setup and Hold Time



WF22180S

Waveform 7. 3-State Output Enable Time to High Level and Output Disable Time From High Level



WF22170S


Waveform 8. 3-State Output Enable Time to Low Level and Output Disable Time From Low Level

NOTE: $V_M = 1.5V$.

The shaded areas indicate when the input is permitted to change for predictable output performance.

FAST 74F653, 74F654

TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN-COLLECTOR OUTPUTS




OP10610S


NOTES:

When using Open-Collector parts, the value of the pull-up resistor greatly affects the value of the t_{PLH}. For example, changing the specified pull-up resistor value from 500Ω to 100Ω will improve the t_{PLH} up to 50% with only a slight increase in the t_{PHL}. However, if the value of the pull-up resistor is changed, the user must make certain that the total I_{OL} current through the resistor and the total I_L's of the receivers does not exceed the I_{OL} maximum specification.

TEST CIRCUIT AND WAVEFORMS



WF06481S



WF06452S

V_M = 1.5V

Input Pulse Definition

Test Circuit for 3-State and Open-Collector (OC) Outputs

SWITCH POSITION

TEST	SWITCH
t _{PLZ} , t _{PZL}	closed
OC	closed
All other	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
74F	3.0V	1MHz	500ns	2.5ns	2.5ns