

SN55450B - SN55454B, SN75451B - SN75454B

Dual Peripheral Drivers

Series 55450B/75451B dual peripheral drivers are a family of versatile devices designed for use in systems that employ TTL logic. This family is functionally interchangeable with and replaces the 75450 family and the 75450A family of devices. The speed of 55450B/75451B family is equal to that of the 75450 family, and the parts have been designed to ensure freedom from latch-up. Diode clamped inputs simplify circuit design.

Typical applications include high-speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

8961724 TEXAS INSTR (LIN/INTFC)

91D 75850 D

**SN55450B THRU SN55454B
SN75451B THRU SN75454B
DUAL PERIPHERAL DRIVERS**

D2217, DECEMBER 1976—REVISED SEPTEMBER 1986

T-52-17

**PERIPHERAL DRIVERS FOR
HIGH-CURRENT SWITCHING
AT VERY HIGH SPEEDS**

- Characterized for Use to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 20 V (After Conducting 300 mA)
- High-Speed Switching
- Circuit Flexibility for Varied Applications
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- New Plastic DIP (P) with Copper Lead Frame Provides Cooler Operation and Improved Reliability
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs



SUMMARY OF SERIES 55450B/75451B

DEVICE	LOGIC OF COMPLETE CIRCUIT	PACKAGES
SN55450B	AND [†]	FK,J
SN55451B	AND	FK,JG
SN55452B	NAND	FK,JG
SN55453B	OR	FK,JG
SN55454B	NOR	FK,JG
SN75451B	AND	D,P
SN76452B	NAND	D,P
SN76453B	OR	D,P
SN76454B	NOR	D,P

[†]With output transistor base connected externally to output of gate.


description

Series 55450B/75451B dual peripheral drivers are a family of versatile devices designed for use in systems that employ TTL logic. This family is functionally interchangeable with and replaces the 75450 family and the 75450A family devices manufactured previously. The speed of the 55450B/75451B family is equal to that of the 75450 family, and the parts have been designed to ensure freedom from latch-up. Diode-clamped inputs simplify circuit design.


**SN55450B . . . J PACKAGE
(TOP VIEW)**

**SN55450B . . . FK PACKAGE
(TOP VIEW)**


SN55451B, SN55452B,
SN55453B, SN55454B . . . JG PACKAGE
SN75451B, SN75452B,
SN75453B, SN75454B . . . D OR P PACKAGE

(TOP VIEW)



SN55451B, SN55452B,
SN55453B, SN55454B . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

8961724 TEXAS INSTR {LIN/INTFC}

91D 75851 D

T-5a-17

**SN55450B THRU SN55454B
SN75451B THRU SN75454B
DUAL PERIPHERAL DRIVERS**

description (cont'd)

Typical applications include high-speed logic buffers, power drivers, relay drivers, lamp drivers. MOS drivers, line drivers, and memory drivers.

The SN55450B is a unique general-purpose device, featuring two standard Series 54 TTL gates and two uncommitted, high-current, high-voltage n-p-n transistors. The device offers the system designer the flexibility of tailoring the circuit to the application.

The SN55451B/SN75451B, SN55452B/SN75452B, SN55453B/SN75453B, and SN55454B/SN75454B are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic), with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

Series 55450B drivers are characterized for operation over the full military range of -55°C to 125°C. Series 75451B drivers are characterized for operation from 0°C to 70°C.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55450B	SN55451B SN55452B SN55453B SN55454B	SN75451B SN75452B SN75453B SN75454B	UNIT
Supply voltage, V _{CC} (see Note 1)	7	7	7	V
Input voltage	5.5	5.5	5.5	V
Interemitter voltage (see Note 2)	5.5	5.5	5.5	V
V _{CC} -to-substrate voltage	35			V
Collector-to-substrate voltage	35			V
Collector-base voltage	35			V
Collector-emitter voltage (see Note 3)	30			V
Emitter-base voltage	5			V
Off-state output voltage		30	30	V
Continuous collector or output current (see Note 4)	400	400	400	mA
Peak collector or output current (t _w ≤ 10 ms, duty cycle ≤ 50%, (see Note 4))	600	500	500	mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 5)	D package		725	mW
	FK package	1375	1375	
	J package	1375		
	JG package		1050	
	P package		1200	
Operating free-air temperature range	-55 to 125	-55 to 125	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260	260	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J or JG package	300	300	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D or P package		260	°C

- NOTES: 1. Voltage values are with respect to the network ground terminal unless otherwise specified.
 2. This is the voltage between two emitters of a multiple-emitter transistor.
 3. This value applies when the base-emitter resistance (R_{BE}) is equal to or less than 500 Ω.
 4. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
 5. For operation above 25°C free-air temperature, refer to the Dissipation Derating Table.

8961724 TEXAS INSTR (LIN/INTFC)

91D 75852 D

**SN55450B THRU SN55454B
SN75451B THRU SN75454B
DUAL PERIPHERAL DRIVERS**

DISSIPATION DERATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE TA
D	725 mW	5.8 mW/°C	25°C
FK	1375 mW	11.0 mW/°C	25°C
J	1375 mW	11.0 mW/°C	25°C
JG	1050 mW	8.4 mW/°C	25°C
P	1200 mW	9.6 mW/°C	25°C

T-52-17

recommended operating conditions (see Note 6)

	SERIES 55450B			SERIES 75451B			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, V _{IH}		2.2			2		V
Low-level input voltage, V _{IL}					0.8		V
Operating free-air temperature, T _A	-55		125	0		70	°C

NOTE 6: For the SN55450B only, the substrate (pin 8) must always be at the most negative device voltage for proper operation.

5


8961724 TEXAS INSTR {LIN/INTFC}

91D 75853 D


T-5a-17

SN55450B
DUAL PERIPHERAL POSITIVE-AND DRIVER

logic symbol†




schematic



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



positive logic:

Y = AG or $\bar{A} + \bar{G}$ (gate only)C = AG or $\bar{A} + \bar{G}$ (gate and transistor)

Pin numbers shown are for the J package.

Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TTL gates

PARAMETER	TEST CONDITIONS‡	SN55450B			UNIT
		MIN	TYP§	MAX	
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -12 mA	-	-1.2	-1.5	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OH} = -400 μA	2.4	3.3	-	V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = MIN, I _{OL} = 16 mA	-	0.25	0.5	V
I _I Input current at maximum input voltage	Input A input G V _{CC} = MAX, V _I = 5.5 V	-	1	-	mA
I _{II} High-level input current	Input A input G V _{CC} = MAX, V _I = 2.4 V	-	40	-	μA
I _{III} Low-level input current	Input A input G V _{CC} = MAX, V _I = 0.4 V	-	-1.6	-3.2	mA
I _{OS} Short-circuit output current†	V _{CC} = MAX, V _O = 0	-18	-36	-55	mA
I _{CCH} Supply current, outputs high	V _{CC} = MAX, V _I = 0	-	2.8	4	mA
I _{CLL} Supply current, outputs low	V _{CC} = MAX, V _I = 5 V	-	7	11	mA

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§All typical values are at V_{CC} = 5 V, T_A = 25°C.

†Not more than one output should be shorted at a time.

8961724 TEXAS INSTR (LIN/INTFC)

91D 75854 D

SN55450B
DUAL PERIPHERAL POSITIVE-AND DRIVER

T-52-17

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

output transistors

PARAMETER	TEST CONDITIONS†	SN55450B			UNIT
		MIN	TYP‡	MAX	
V(BR)CBO	Collector-base breakdown voltage	I _C = 100 μA, I _E = 0	35		V
V(BR)CER	Collector-emitter breakdown voltage	I _C = 100 μA, R _{BE} = 500 Ω	30		V
V(BR)EBO	Emitter-base breakdown voltage	I _E = 100 μA, I _C = 0	5		V
h _{FE}	Static forward current transfer ratio	V _{CE} = 3 V, T _A = 25°C	I _C = 100 mA	25	
		See Note 7	I _C = 300 mA	30	
		V _{CE} = 3 V, T _A = MIN,	I _C = 100 mA	10	
		See Note 7	I _C = 300 mA	15	
V _{BE}	Base-emitter voltage	I _B = 10 mA, I _C = 100 mA, See Note 7		0.85	V
		I _B = 30 mA, I _C = 300 mA, See Note 7		1	
V _{CE(sat)}	Collector-emitter saturation voltage	I _B = 10 mA, I _C = 100 mA, See Note 7		0.25	V
		I _B = 30 mA, I _C = 300 mA, See Note 7		0.45	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.NOTE 7: These parameters must be measured using pulse techniques. t_W = 300 μs, duty cycle ≤ 2%.

5

switching characteristics, V_{CC} = 5 V, T_A = 25°C

TTL gates

PARAMETER	TEST CONDITIONS	SN55450B			UNIT
		MIN	TYP	MAX	
t _{PLH}	Propagation delay time, low-to-high-level output			12	ns
t _{PHL}	Propagation delay time, high-to-low-level output			8	ns

output transistors

PARAMETER	TEST CONDITIONS§	SN55450B			UNIT
		MIN	TYP	MAX	
t _d	Delay time			8	ns
t _r	Rise time			12	ns
t _s	Storage time			7	ns
t _f	Fall time			6	ns

§ Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

gate and transistors combined

PARAMETER	TEST CONDITIONS	SN55450B			UNIT
		MIN	TYP	MAX	
t _{PLH}	Propagation delay time, low-to-high-level output			20	ns
t _{PHL}	Propagation delay time, high-to-low-level output			20	ns
t _{LH}	Transition time, low-to-high-level output			7	ns
t _{THL}	Transition time, high-to-low-level output			9	ns
V _{OH}	High-level output voltage after switching	V _S = 20 V, R _{BE} = 500 Ω, See Figure 4	I _C ≈ 300 mA, See Figure 4	V _S - 6.5	mV

Peripheral Drivers/Actuators

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



5-85

8961724 TEXAS INSTR {LIN/INTFC}

91D 75855 D

**SN55451B, SN75451B
DUAL PERIPHERAL POSITIVE-AND DRIVERS**

T-52-17


logic symbol†**logic diagram (positive logic)**

†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

**FUNCTION TABLE
(EACH DRIVER)**

A	B	Y
L	L	L (on state)
L	H	L (on state)
H	L	L (on state)
H	H	H (off state)

positive logic:
 $Y = AB \text{ or } \bar{A} + \bar{B}$

schematic (each driver)

Pin numbers shown are for D, JG, and P packages.

Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	SN55451B			SN75451B			UNIT
		MIN	TYP§	MAX	MIN	TYP§	MAX	
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -12 mA	-1.2	-	-1.5	-1.2	-	-1.5	V
I _{OH} High-level output current	V _{CC} = MIN, V _{IH} = MIN, V _{OH} = 30 V	300			100			μA
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OL} = 100 mA	0.25	0.5		0.25	0.4		V
	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OL} = 300 mA	0.5	0.8		0.5	0.7		
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V		1			1		mA
I _{IH} High-level input current	V _{CC} = MAX, V _I = 2.4 V		40			40		μA
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.4 V	-1	-1.6		-1	-1.6		mA
I _{CCH} Supply current, outputs high	V _{CC} = MAX, V _I = 5 V	7	11		7	11		mA
I _{CCL} Supply current, outputs low	V _{CC} = MAX, V _I = 0	62	65		52	65		mA

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§All typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	UNIT		
		MIN	TYP	MAX
t _{PLH} Propagation delay time, low-to-high-level output		18	25	ns
t _{PHL} Propagation delay time, high-to-low-level output		18	25	ns
t _{TLH} Transition time, low-to-high-level output	I _O = 200 mA, C _L = 15 pF, R _L = 50 Ω, See Figure 3	5	8	ns
t _{THL} Transition time, high-to-low-level output		7	12	ns
V _{OH} High-level output voltage after switching	V _S = 20 V, I _O = 300 mA, See Figure 4	V _S - 6.5		mV


8961724 TEXAS INSTR {LIN/INTFC}

91D 75856 D

SN55452B, SN75452B
DUAL PERIPHERAL POSITIVE-NAND DRIVERS


T-52-17

logic symbol†



†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)

FUNCTION TABLE
(EACH DRIVER)

A	B	Y
L	L	H (off state)
L	H	H (off state)
H	L	H (off state)
H	H	L (on state)

positive logic:
 $Y = \overline{AB}$ or $\overline{A+B}$

schematic (each driver)



5

Pin numbers shown are for D, JG, and P packages.

Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	SN55452B			UNIT
		MIN	TYP§	MAX	
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -12 mA	-1.2	-1.5	-1.2	V
I _{OH} High-level output current	V _{CC} = MIN, V _{IL} = 0.8 V, V _{OH} = 30 V	300		100	µA
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = MIN, I _{OL} = 100 mA	0.26	0.5	0.25	V
	V _{CC} = MIN, V _{IH} = MIN, I _{OL} = 300 mA	0.5	0.8	0.5	
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V		1	1	mA
I _{IH} High-level input current	V _{CC} = MAX, V _I = 2.4 V		40	40	µA
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.4 V	-1.1	-1.6	-1.1	mA
I _{ICCH} Supply current, outputs high	V _{CC} = MAX, V _I = 0	11	14	11	mA
I _{ICCL} Supply current, outputs low	V _{CC} = MAX, V _I = 5 V	56	71	56	mA

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§All typical values are at V_{CC} = 5 V, T_A = 25°C.switching characteristics, V_{CC} = 5 V, T_A = 25°C



PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} Propagation delay time, low-to-high-level output		26	35	ns	
t _{PHL} Propagation delay time, high-to-low-level output	J _O = 200 mA, C _L = 15 pF,	24	35	ns	
t _{TLH} Transition time, low-to-high-level output	R _L = 50 Ω, See Figure 3	5	8	ns	
t _{THL} Transition time, high-to-low-level output		7	12	ns	
V _{OH} High-level output voltage after switching	V _S = 20 V, I _O ≈ 300 mA, See Figure 4	V _S -6.5		mV	

8961724 TEXAS INSTR (LIN/INTFC)

91D 75857 D

SN55453B, SN75453B
DUAL PERIPHERAL POSITIVE-OR DRIVERS

T-Sa-17


logic symbol†**logic diagram (positive logic)**

†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.

**FUNCTION TABLE
(EACH DRIVER)**

A	B	Y
L	L	L (on state)
L	H	H (off state)
H	L	H (off state)
H	H	H (off state)

positive logic:
 $Y = A + B \text{ or } \overline{AB}$

schematic (each driver)

Resistor values shown are nominal.

Pin numbers shown are for D, JG, and P packages.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	SN55453B			UNIT
		MIN	TYP§	MAX	
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -12 mA	-1.2	-1.5	-1.2	V
I _{OH} High-level output current	V _{CC} = MIN, V _{IH} = MIN, V _{OH} = 30 V	300		100	µA
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OL} = 100 mA	0.25	0.5	0.26	0.4
	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OL} = 300 mA	0.5	0.8	0.5	0.7
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V		1	1	mA
I _{IH} High-level input current	V _{CC} = MAX, V _I = 2.4 V		40	40	µA
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.4 V	-1	-1.6	-1	-1.6
I _{ICCH} Supply current, outputs high	V _{CC} = MAX, V _I = 5 V	8	11	8	11
I _{ICCL} Supply current, outputs low	V _{CC} = MAX, V _I = 0	54	68	54	68

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§All typical values are at V_{CC} = 5 V, T_A = 25°C.**switching characteristics, V_{CC} = 5 V, T_A = 25°C**

PARAMETER	TEST CONDITIONS	MIN TYP MAX UNIT		
		MIN	TYP	MAX UNIT
t _{PLH} Propagation delay time, low-to-high-level output		18	26	ns
t _{PHL} Propagation delay time, high-to-low-level output		16	25	ns
t _{TPLH} Transition time, low-to-high-level output	R _L = 50 Ω, See Figure 3	6	8	ns
t _{THL} Transition time, high-to-low-level output		7	12	ns
V _{OH} High-level output voltage after switching	V _S = 20 V, I _O ≈ 300 mA, See Figure 4	V _S - 6.5		mV


8961724 TEXAS INSTR (LIN/INTFC)

91D 75858 D

SN55454B, SN75454B
DUAL PERIPHERAL POSITIVE-NOR DRIVERS


T-52-17

logic symbol†



†This symbol is in accordance with ANSI/IEEE STD 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)

FUNCTION TABLE
(EACH DRIVER)

A	B	Y
L	L	H (off state)
L	H	L (on state)
H	L	L (on state)
H	H	L (on state)

positive logic:
 $Y = A + B \text{ or } \overline{AB}$

schematic (each driver)



Pin numbers shown are for D, JG, and P packages.

Resistor values shown are nominal.

5

Peripheral Drivers/Actuators

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	SN55454B		UNIT
		MIN	TYP§ MAX	
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -12 mA	-1.2	-1.5	V
I _{OH} High-level output current	V _{CC} = MIN, V _{IL} = 0.8 V, V _{OH} = 30 V	300	100	µA
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = MIN, I _{OL} = 100 mA	0.25	0.5	V
	V _{CC} = MIN, V _{IH} = MIN, I _{OL} = 300 mA	0.5	0.8	V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V	1	1	mA
I _{IH} High-level input current	V _{CC} = MAX, V _I = 2.4 V	40	40	µA
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.4 V	-1	-1.6	mA
I _{ICCH} Supply current, outputs high	V _{CC} = MAX, V _I = 0	13	17	mA
I _{ICCL} Supply current, outputs low	V _{CC} = MAX, V _I = 5 V	61	79	mA

‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§All typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		27	35	ns	
t _{PLH} Propagation delay time, low-to-high-level output	I _O ≈ 200 mA, C _L = 15 pF, R _L = 50 Ω, See Figure 3	24	35	ns	
t _{PHL} Propagation delay time, high-to-low-level output		5	8	ns	
t _{TLH} Transition time, low-to-high-level output		7	12	ns	
t _{THL} Transition time, high-to-low-level output					
V _{OH} High-level output voltage after switching	V _S = 20 V, I _O ≈ 300 mA, See Figure 4	V _S - 6.5		mV	

TEXAS
INSTRUMENTS



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

8961724 TEXAS INSTR (LIN/INTFC)

91D 75859 D

**SN55450B
DUAL PERIPHERAL DRIVER**

T-52-17

PARAMETER MEASUREMENT INFORMATION

TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics: PRR \leq 1 MHz, $Z_{out} \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance.
 C. All diodes are 1N3064.

FIGURE 1. PROPAGATION DELAY TIMES, EACH GATE (SN55450B ONLY)

5

Peripheral Drivers/Actuators



TEST CIRCUIT

VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics: duty cycle \leq 1%, $Z_{out} \approx 50 \Omega$.
 B. C_L includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES, EACH TRANSISTOR (SN55450B ONLY)



8961724 TEXAS INSTR {LIN/INTFC})

91D 75860 D

**SN55450B THRU SN55454B
SN75451B THRU SN75454B
DUAL PERIPHERAL DRIVERS**



PARAMETER MEASUREMENT INFORMATION

T-5a-17

**TEST CIRCUIT.**

5

Peripheral Drivers/Actuators

FIGURE 3. SWITCHING TIMES OF COMPLETE DRIVERS**TEST CIRCUIT**

NOTES: A. The pulse generator has the following characteristics: PRR $\leq 1 \text{ MHz}$, $Z_{out} \approx 50 \Omega$.
B. When testing SN55450B, connect output Y to transistor base and ground the substrate terminal.
C. C_L includes probe and jig capacitance.

FIGURE 4. LATCH-UP TEST OF COMPLETE DRIVERS

**TEXAS
INSTRUMENTS**





POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

8961724 TEXAS INSTR (LIN/INTFC)

91D 75861 D

T-5a-17

**SN55450B THRU SN55454B
SN75451B THRU SN75454B
DUAL PERIPHERAL DRIVERS**

TYPICAL CHARACTERISTICS

NOTE 7: These parameters must be measured using pulse techniques, $t_W = .300 \mu s$, duty cycle $\leq 2\%$.