

HIGH PERFORMANCE	40	45	50	60
Max. $\overline{\text{RAS}}$ Access Time, (t_{RAC})	40 ns	45 ns	50 ns	60 ns
Max. Column Address Access Time, (t_{CAA})	20 ns	22 ns	24 ns	30 ns
Min. Fast Page Mode Cycle Time, (t_{PC})	15 ns	17 ns	19 ns	27 ns
Min. Read/Write Cycle Time, (t_{RC})	75 ns	80 ns	90 ns	110 ns

Features

- 512K x 16-bit organization
- EDO Page Mode for a sustained data rate of 66 MHz
- $\overline{\text{RAS}}$ access time: 40, 45, 50, 60 ns
- Dual $\overline{\text{CAS}}$ Inputs
- Pin-to-Pin compatible with 256K x 16
- Low power dissipation
- Read-Modify-Write, $\overline{\text{RAS}}$ -Only Refresh, $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh, Self Refresh (Optional)
- Refresh Interval: 512 cycles/8 ms
- Available in 40-pin 400 mil SOJ and 40/44L-pin 400 mil TSOP-II packages
- Single +3.3V \pm 0.3V Power Supply
- TTL Interface

Description


The V53C818L is a 524,288 x 16 bit high performance CMOS dynamic random access memory. The V53C818L offers Page mode operation with Extended Data Output. An address, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ input capacitances are reduced to one half when the 512K x 16 DRAM is used to construct the same memory density. The V53C818L has asymmetric address, 10-bit row and 9-bit column.

All inputs are TTL compatible. EDO Page Mode operation allows random access up to 512 x 16 bits, within a page, with cycle times as short as 15ns.

The V53C818L is ideally suited for graphics, digital signal processing and high performance peripherals.


Device Usage Chart

Operating Temperature Range	Package Outline		Access Time (ns)				Power	Temperature Mark
	K	T	40	45	50	60	Std.	
0°C to 70 °C	•	•	•	•	•	•	•	Blank




Part Name	Description	Supply Voltage	Package Type	Speed
V53C818LT	512 x 16, 8ms, EDO DRAM	3.3V	TSOP-II	40/45/50/60
V53C818LK	512 x 16, 8ms, EDO DRAM	3.3V	SOJ	40/45/50/60
V53C818SLT	512 x 16, 8ms, EDO DRAM with Self Refresh	3.3V	TSOP-II	40/45/50/60
V53C818SLK	512 x 16, 8ms, EDO DRAM with Self Refresh	3.3V	SOJ	40/45/50/60

**40-Pin SOJ
PIN CONFIGURATION
Top View**



818H-02

**40/44 Pin Plastic TSOP-II
PIN CONFIGURATION
Top View**



818H-03

Pin Names

A ₀ -A ₉	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/Upper Byte Control
LCAS	Column Address Strobe/Lower Byte Control
WE	Write Enable

OE	Output Enable
I/O ₁ -I/O ₁₆	Data Input, Output
V _{CC}	+3.3V Supply
V _{SS}	0V Supply
NC	No Connect

Absolute Maximum Ratings*

Ambient Temperature
 Under Bias -10°C to +80°C
 Storage Temperature (plastic) -55°C to +125°C
 Voltage Relative to V_{SS} -1.0 V to +4.6 V
 Data Output Current 50 mA
 Power Dissipation 1.0 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.


Capacitance*

$T_A = 25^\circ\text{C}$, $V_{CC} = 3.3 \text{ V} \pm 0.3\text{V}$, $V_{SS} = 0 \text{ V}$

Symbol	Parameter	Typ.	Max.	Unit
C_{IN1}	Address Input	3	4	pF
C_{IN2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	4	5	pF
C_{OUT}	Data Input/Output	5	7	pF

* Note: Capacitance is sampled and not 100% tested

Block Diagram



818H-04

DC and Operating Characteristics (1-2)

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +3.3\text{ V} \pm 0.3\text{V}$, $V_{SS} = 0\text{ V}$, unless otherwise specified.

Symbol	Parameter	Access Time	V53C818L			Unit	Test Conditions	Notes
			Min.	Typ.	Max.			
I_{LI}	Input Leakage Current (any input pin)		-10		10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	
I_{LO}	Output Leakage Current (for High-Z State)		-10		10	μA	$V_{SS} \leq V_{OUT} \leq V_{CC}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH}	
I_{CC1}	V_{CC} Supply Current, Operating	40			110	mA	$t_{RC} = t_{RC}(\text{min.})$	1, 2
		45			100			
		50			90			
		60			80			
I_{CC2}	V_{CC} Supply Current, TTL Standby				500	μA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH} other inputs $\geq V_{SS}$	
I_{CC3}	V_{CC} Supply Current, $\overline{\text{RAS}}$ -Only Refresh	40			110	mA	$t_{RC} = t_{RC}(\text{min.})$	2
		45			100			
		50			90			
		60			80			
I_{CC4}	V_{CC} Supply Current, EDO Page Mode Operation	40			100	mA	Minimum Cycle	1, 2
		45			90			
		50			80			
		60			70			
I_{CC5}	V_{CC} Supply Current, Standby, Output Enabled other inputs $\geq V_{SS}$				1	mA	$\overline{\text{RAS}} = V_{IH}, \overline{\text{CAS}} = V_{IL}$	1
I_{CC6}	V_{CC} Supply Current, CMOS Standby				100	μA	$\overline{\text{RAS}} \geq V_{CC} - 0.2\text{ V}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$, All other inputs $\geq V_{SS}$	
I_{CC7}	V_{CC} Supply Current, Self Refresh				350	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \leq 0.2\text{ V}$ Output Open	
V_{CC}	Supply Voltage		3.0	3.3	3.6	V		
V_{IL}	Input Low Voltage		-1		0.8	V		3
V_{IH}	Input High Voltage		2.4		$V_{CC} + 1$	V		3
V_{OL}	Output Low Voltage				0.4	V	$I_{OL} = 2\text{ mA}$	
V_{OH}	Output High Voltage		2.4			V	$I_{OH} = -2\text{ mA}$	

AC Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +3.3\text{ V} \pm 0.3\text{V}$, $V_{SS} = 0\text{V}$ unless otherwise noted

AC Test conditions, input pulse levels 0 to 3V

#	Symbol	Parameter	40		45		50		60		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
1	t_{RAS}	RAS Pulse Width	40	75	45	75K	50	75K	60	75K	ns	
2	t_{RC}	Read or Write Cycle Time	75		80		90		110		ns	
3	t_{RP}	\overline{RAS} Precharge Time	25		25		30		40		ns	
4	t_{CSH}	\overline{CAS} Hold Time	40		45		50		60		ns	
5	t_{CAS}	\overline{CAS} Pulse Width	7		8		9		11		ns	
6	t_{RCD}	\overline{RAS} to \overline{CAS} Delay	17	28	18	32	19	36	20	45	ns	
7	t_{RCS}	Read Command Setup Time	0		0		0		0		ns	4
8	t_{ASR}	Row Address Setup Time	0		0		0		0		ns	
9	t_{RAH}	Row Address Hold Time	7		8		9		10		ns	
10	t_{ASC}	Column Address Setup Time	0		0		0		0		ns	
11	t_{CAH}	Column Address Hold Time	5		6		7		10		ns	
12	$t_{RSH (R)}$	\overline{RAS} Hold Time (Read Cycle)	10		10		10		10		ns	
13	t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5		5		5		5		ns	
14	t_{RCH}	Read Command Hold Time Referenced to \overline{CAS}	0		0		0		0		ns	5
15	t_{RRH}	Read Command Hold Time Referenced to \overline{RAS}	0		0		0		0		ns	5
16	t_{ROH}	\overline{RAS} Hold Time Referenced to \overline{OE}	8		9		10		10		ns	
17	t_{OAC}	Access Time from \overline{OE}		12		13		14		15	ns	12
18	t_{CAC}	Access Time from \overline{CAS}		12		13		14		15	ns	6, 7, 14
19	t_{RAC}	Access Time from \overline{RAS}		40		45		50		60	ns	6, 8, 9
20	t_{CAA}	Access Time from Column Address		20		22		24		30	ns	6, 7, 10
21	t_{LZ}	\overline{OE} or \overline{CAS} to Low-Z Output	0		0		0		0		ns	16
22	t_{HZ}	\overline{OE} or \overline{CAS} to High-Z Output	0	6	0	7	0	8	0	10	ns	16
23	t_{AR}	Column Address Hold Time from \overline{RAS}	30		35		40		50		ns	
24	t_{RAD}	\overline{RAS} to Column Address Delay Time	12	20	13	23	14	26	15	30	ns	11
25	$t_{RSH (W)}$	\overline{RAS} or \overline{CAS} Hold Time in Write Cycle	10		10		10		10		ns	
26	t_{CWL}	Write Command to \overline{CAS} Lead Time	12		13		14		15		ns	
27	t_{WCS}	Write Command Setup Time	0		0		0		0		ns	12, 13
28	t_{WCH}	Write Command Hold Time	5		6		7		10		ns	
29	t_{WP}	Write Pulse Width	5		6		7		10		ns	
30	t_{WCR}	Write Command Hold Time from \overline{RAS}	30		35		40		50		ns	
31	t_{RWL}	Write Command to \overline{RAS} Lead Time	12		13		14		15		ns	
32	t_{DS}	Data in Setup Time	0		0		0		0		ns	14

AC Characteristics (Cont'd)

#	Symbol	Parameter	40		45		50		60		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
33	t_{DH}	Data in Hold Time	5		6		7		10		ns	14
34	t_{WOH}	Write to \overline{OE} Hold Time	6		7		8		10		ns	14
35	t_{OED}	\overline{OE} to Data Delay Time	6		7		8		10		ns	14
36	t_{RWC}	Read-Modify-Write Cycle Time	110		115		130		170		ns	
37	t_{RRW}	Read-Modify-Write Cycle \overline{RAS} Pulse Width	75		80		87		105		ns	
38	t_{CWD}	\overline{CAS} to \overline{WE} Delay	30		32		34		40		ns	12
39	t_{RWD}	\overline{RAS} to \overline{WE} Delay in Read-Modify-Write Cycle	58		62		68		85		ns	12
40	t_{CRW}	\overline{CAS} Pulse Width (RMW)	48		50		52		65		ns	
41	t_{AWD}	Col. Address to \overline{WE} Delay	38		41		42		58		ns	12
42	t_{PC}	EDO Fast Page Mode Read or Write Cycle Time	15		17		19		27		ns	
43	t_{CP}	\overline{CAS} Precharge Time	5		6		7		10		ns	
44	t_{CAR}	Column Address to \overline{RAS} Setup Time	20		22		24		30		ns	
45	t_{CAP}	Access Time from Column Precharge		23		25		27		34	ns	7
46	t_{DHR}	Data in Hold Time Referenced to \overline{RAS}	30		35		40		50		ns	
47	t_{CSR}	\overline{CAS} Setup Time \overline{CAS} -before- \overline{RAS} Refresh	10		10		10		10		ns	
48	t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0		0		0		0		ns	
49	t_{CHR}	\overline{CAS} Hold Time \overline{CAS} -before- \overline{RAS} Refresh	8		10		12		15		ns	
50	t_{PCM}	EDO Page Mode Read-Modify-Write Cycle Time	60		65		70		85		ns	
51	t_{COH}	Output Hold After CAS Low	5		5		5		5		ns	
52	t_{OES}	\overline{OE} Low to \overline{CAS} High Setup Time	5		5		5		5		ns	
53	t_{OEH}	\overline{OE} Hold Time from \overline{WE} during Read-Modify Write Cycle	10		10		10		10		ns	
54	t_{OEP}	\overline{OE} High Pulse Width	10		10		10		10		ns	
55	t_T	Transition Time (Rise and Fall)	1.5	50	1.5	50	1.5	50	1.5	50	ns	15
56	t_{REF}	Refresh Interval (512 Cycles)		8		8		8		8	ms	17
57	t_{RASS}	\overline{RAS} Pulse Width During Self Refresh	100		100		100		100		μs	18
58	t_{RPS}	\overline{RAS} Precharge Time During Self Refresh	100		100		100		100		μs	18
59	t_{CHS}	\overline{CAS} Hold Time Width During Self Refresh	100		100		100		100		μs	18
60	t_{CHD}	\overline{CAS} Low Time During Self Refresh	100		100		100		100		μs	18

Notes:

1. I_{CC} is dependent on output loading when the device output is selected. Specified I_{CC} (max.) is measured with the output open.
2. I_{CC} is dependent upon the number of address transitions. Specified I_{CC} (max.) is measured with a maximum of two transitions per address cycle in EDO Page Mode.
3. Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) $\geq V_{SS}$ and V_{IH} (max.) $\leq V_{CC}$.
4. t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC} .
5. Either t_{RRH} or t_{RCH} must be satisfied for a Read Cycle to occur.
6. Measured with a load equivalent to one TTL input and 50 pF.
7. Access time is determined by the longest of t_{CAA} , t_{CAC} and t_{CAP} .
8. Assumes that $t_{RAD} \leq t_{RAD}$ (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
9. Assumes that $t_{RCD} \leq t_{RCD}$ (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
10. Assumes that $t_{RAD} \geq t_{RAD}$ (max.).
11. Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC} .
12. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters.
13. t_{WCS} (min.) must be satisfied in an Early Write Cycle.
14. t_{DS} and t_{DH} are referenced to the latter occurrence of \overline{CAS} or \overline{WE} .
15. t_T is measured between V_{IH} (min.) and V_{IL} (max.). AC-measurements assume $t_T = 3$ ns.
16. Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
17. An initial 200 μ s pause and 8 \overline{RAS} -containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
18. One CBR refresh or complete set of row refresh cycles must be completed upon exiting Self Refresh mode.

Truth Table

Function	$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	ADDRESS	I/O	Notes
Standby	H	H	H	X	X	X	High-Z	
Read: Word	L	L	L	H	L	ROW/COL	Data Out	
Read: Lower Byte	L	L	H	H	L	ROW/COL	Lower Byte, Data-Out Upper Byte, High-Z	
Read: Upper Byte	L	H	L	H	L	ROW/COL	Lower Byte, High-Z Upper Byte, Data-Out	
Write: Word (Early-Write)	L	L	L	L	X	ROW/COL	Data-In	
Write: Lower Byte (Early)	L	L	H	L	X	ROW/COL	Lower Byte, Data-In Upper Byte, High-Z	
Read: Upper Byte (Early)	L	H	L	L	X	ROW/COL	Lower Byte, High-Z Upper Byte, Data-In	
Read-Write	L	L	L	H→L	L→H	ROW/COL	Data-Out, Data-In	1,2
EDO Page-Mode Read	L	H→L	H→L	H	L	COL	Data-Out	2
EDO Page-Mode Write	L	H→L	H→L	L	X	COL	Data-In	2
EDO Page-Mode Read-Write	L	H→L	H→L	H→L	L→H	COL	Data-Out, Data-In	1,2
Hidden Refresh Read	L→H→L	L	L	H	L	ROW/COL	Data-Out	2
$\overline{\text{RAS}}$ -Only Refresh	L	H	H	X	X	ROW	High-Z	
CBR Refresh	H→L	L	L	X	X	X	High-Z	3

Notes:


1. Byte Write cycles $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active.
2. Byte Read cycles $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active.
3. Only one of the two $\overline{\text{CAS}}$ must be active ($\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$).

Waveforms of Read Cycle



676 01


Waveforms of Early Write Cycle




676 02



Waveforms of OE-Controlled Write Cycle




Waveforms of Read-Modify-Write Cycle




 Don't Care
  Undefined

Waveforms of EDO Page Mode Read-Write Cycle




2736 11

Waveforms of RAS-Only Refresh Cycle




2736 12

NOTE: WE, OE = Don't care




Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle




676 12

Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle




675 07


NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$, A₀-A₈ = Don't care



Waveforms of Hidden Refresh Cycle (Read)




Waveforms of Hidden Refresh Cycle (Write)




Don't Care Undefined

Waveforms of EDO-Page-Mode Read-Early-Write Cycle (Pseudo Read-Modify-Write)



Waveforms of Self Refresh Cycle



16258L 05

Functional Description

The V53C818L is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C818L reads and writes data by multiplexing an 19-bit address into a 10-bit row and a 9-bit column address. The row address is latched by the Row Address Strobe (\overline{RAS}). The column address “flows through” an internal address buffer and is latched by the Column Address Strobe (\overline{CAS}). Because access time is primarily dependent on a valid column address rather than the precise time that the \overline{CAS} edge occurs, the delay time from \overline{RAS} to \overline{CAS} has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing \overline{RAS} low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t_{RP}/t_{CP} has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable (\overline{WE}) signal High during a $\overline{RAS}/\overline{CAS}$ operation. The column address must be held for a minimum specified by t_{AR} . Data Out becomes valid only when t_{OAC} , t_{RAC} , t_{CAA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{CAA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

Write Cycle

A Write Cycle is performed by taking \overline{WE} and \overline{CAS} low during a \overline{RAS} operation. The column address is latched by \overline{CAS} . The Write Cycle can be \overline{WE} controlled or \overline{CAS} controlled depending on whether \overline{WE} or \overline{CAS} falls later. Consequently, the input data must be valid at or before the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. In the \overline{CAS} -controlled Write Cycle, when the leading edge of \overline{WE} occurs prior to the \overline{CAS} low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with \overline{RAS} or \overline{CAS} will maintain the output in the High-Z state.

In the \overline{WE} controlled Write Cycle, \overline{OE} must be in the high state and t_{OED} must be satisfied.

Extended Data Output Page Mode

EDO Page operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining \overline{RAS} low while performing successive \overline{CAS} cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while \overline{CAS} is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of \overline{CAS} , eliminating t_{ASC} and t_T from the critical timing path. \overline{CAS} latches the address into the column address buffer. During EDO operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Hyper Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of \overline{CAS} , the access time is referenced to the \overline{CAS} rising edge and is specified by t_{CAP} . If the column address is valid after the rising \overline{CAS} edge, access is timed from the occurrence of a valid address and is specified by t_{CAA} . In both cases, the falling edge of \overline{CAS} latches the address and enables the output.

EDO provides a sustained data rate of 66.7 MHz for applications that require high bandwidth such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

$$\text{Data Rate} = \frac{512}{t_{RC} + 511 \times t_{PC}}$$

Self Refresh

Self Refresh mode provides internal refresh control signals to the DRAM during extended periods of inactivity. Device operation in this mode provides additional power savings and design ease by elimination of external refresh control signals. Self Refresh mode is initiated with a \overline{CAS} before \overline{RAS} (CBR) Refresh cycle, holding both \overline{RAS} low (t_{RASS}) and \overline{CAS} low (t_{CHD}) for a specified period. Both of these parameters are specified with minimum values to guarantee entry into Self Refresh operation. Once the device has been placed in to Self Refresh mode the \overline{CAS} clock is no longer required to maintain Self Refresh operation.

The Self Refresh mode is terminated by returning the \overline{RAS} clock to a high level for a specified (t_{RPS})

minimum time. After termination of the Self Refresh cycle normal accesses to the device may be initiated immediately, providing that subsequent refresh cycles utilize the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) mode of operation.

Data Output Operation

The V53C818L Input/Output is controlled by $\overline{\text{OE}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and $\overline{\text{RAS}}$. A $\overline{\text{RAS}}$ low transition enables the transfer of data to and from the selected row address in the Memory Array. A $\overline{\text{RAS}}$ high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a $\overline{\text{RAS}}$ low transition, a $\overline{\text{CAS}}$ low transition or $\overline{\text{CAS}}$ low level enables the internal I/O path. A $\overline{\text{CAS}}$ high transition or a $\overline{\text{CAS}}$ high level disables the I/O path and the output driver if it is enabled. A $\overline{\text{CAS}}$ low transition while $\overline{\text{RAS}}$ is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding $\overline{\text{OE}}$ high. The $\overline{\text{OE}}$ signal has no effect on any data stored in the output latches. A $\overline{\text{WE}}$ low level can also disable the output drivers when $\overline{\text{CAS}}$ is low. During a Write cycle, if $\overline{\text{WE}}$ goes low at a time in relationship to $\overline{\text{CAS}}$ that would normally cause the outputs to be active, it is necessary to use $\overline{\text{OE}}$ to disable the output drivers prior to the $\overline{\text{WE}}$ low transition to allow Data In Setup Time (t_{DS}) to be satisfied.

Power-On

After application of the V_{CC} supply, an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).


During Power-On, the V_{CC} current requirement of the V53C818L is dependent on the input levels of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. If $\overline{\text{RAS}}$ is low during Power-On, the device will go into an active cycle and I_{CC} will exhibit current transients. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} or be held at a valid V_{IH} during Power-On to avoid current surges.

Table 1. V53C818L Data Output Operation for Various Cycle Types

Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
$\overline{\text{CAS}}$ -Controlled Write Cycle (Early Write)	High-Z
$\overline{\text{WE}}$ -Controlled Write Cycle (Late Write)	$\overline{\text{OE}}$ Controlled. High $\overline{\text{OE}} = \text{High-Z I/Os}$
Read-Modify-Write Cycles	Data from Addressed Memory Cell
EDO Read Cycle	Data from Addressed Memory Cell
EDO Write Cycle (Early Write)	High-Z
EDO Read-Modify-Write Cycle	Data from Addressed Memory Cell
$\overline{\text{RAS}}$ -only Refresh	High-Z
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle	Data remains as in previous cycle
$\overline{\text{CAS}}$ -only Cycles	High-Z

Package Outlines

40-Pin Plastic SOJ



40/44L-Pin TSOP-II

