


MH25708J-85,-10,-12,-15/ MH25708JA-85,-10,-12,-15

NIBBLE MODE 262144-WORD BY 8-BIT DYNAMIC RAM



DESCRIPTION

The MH25708J, JA is 262144 word x 8 bit dynamic RAM and consists of nine industry standard 256K x 1 dynamic RAMs in plastic leaded chip carrier.

The mounting of plastic leaded chip carrier on a single in-line package provides any application where high densities and large quantities of memory are required.

MH25708JA is a leaded type-memory module, allowing direct insertion to normal through-hole-board like DIP devices.

MH25708J is a socket type-memory module, suitable for easy interchanging or addition of modules.

FEATURES

- High-speed


Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH25708J-85 MH25708JA-85	85	160	2400
MH25708J-10 MH25708JA-10	100	190	2080
MH25708J-12 MH25708JA-12	120	220	1840
MH25708J-15 MH25708JA-15	150	260	1600

- Utilizes industry standard 256K RAMs in plastic leaded carriers
- 30 pins Single In-line Package
- Single +5V ($\pm 10\%$) supply operation
- Low standby power dissipation 200mW (max)
- Low operation power dissipation:
 - MH25708J-85/MH25708JA-85 3.08W (max)
 - MH25708J-10/MH25708JA-10 2.88W (max)
 - MH25708J-12/MH25708JA-12 2.64W (max)
 - MH25708J-15/MH25708JA-15 2.44W (max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.15 μ F x 8) decoupling capacitors
- 256 refresh cycles every 4ms, A₈ Pin is not need for refresh
- Common $\overline{\text{CAS}}$ control for eight common Data-In and Data-Out lines.
- The common I/O feature dictates the use of only early write operation to prevent contention on Data-In and Data-Out.

APPLICATION

Main memory unit for computers, Microcomputer memory

PIN CONFIGURATION (TOP VIEW)



NC: NO CONNECTION

Outline

30N5 (MH25708JA)

30N9 (MH25708J)

MITSUBISHI LSIs
**MH25708J-85, -10, -12, -15/
 MH25708JA-85, -10, -12, -15**

NIBBLE MODE 262144-WORD BY 8-BIT DYNAMIC RAM

FUNCTION


The MH25708J, JA provides, in addition to normal read and early write operations, a number of other functions, e.g., nibble mode, $\overline{\text{RAS}}$ -only refresh, hidden refresh and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q	
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES
Early write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.

BLOCK DIAGRAM



MITSUBISHI LSIs
MH25708J-85, -10, -12, -15/
MH25708JA-85, -10, -12, -15

NIBBLE MODE 262144-WORD BY 8-BIT DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	8	W
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits		Unit	
			Min	Typ		Max
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-20		20	μA
I _I	Input current	0V ≤ V _{IN} ≤ V _{CC} , Other input pins = 0V	-80		80	μA
I _{CC1} (AV)	Average supply current from V _{CC} , operating (Note 3, 4)	MH25708-85			560	mA
		MH25708-10			520	
		MH25708-12			480	
		MH25708-15			440	
I _{CC2}	Supply current from V _{CC} , standby	$\overline{RAS} = \overline{CAS} = V_{IH}$, output open			36	mA
I _{CC3} (AV)	Average supply current from V _{CC} , refreshing (Note 3)	MH25708-85			480	mA
		MH25708-10			440	
		MH25708-12			400	
		MH25708-15			360	
I _{CC5} (AV)	Average supply current from V _{CC} , nibble mode (Note 3, 4)	MH25708-85			280	mA
		MH25708-10			240	
		MH25708-12			200	
		MH25708-15			160	
I _{CC6} (AV)	Average supply current from V _{CC} , \overline{CAS} before \overline{RAS} refresh mode (Note 3)	MH25708-85			520	mA
		MH25708-10			480	
		MH25708-12			440	
		MH25708-15			400	
C _I (A)	Input capacitance, address inputs	V _i = V _{SS} f = 1MHz V _i = 25mVrms			55	pF
C _I (DO)	Data input/data output capacitance				17	pF
C _I (W)	Input capacitance, write control input				70	pF
C _I (RAS)	Input capacitance, \overline{RAS} input				70	pF
C _I (CAS)	Input capacitance, \overline{CAS} input				70	pF

- Note 2: Current flowing into an IC is positive; out is negative.
 3. I_{CC1}(AV), I_{CC3}(AV), I_{CC5}(AV) and I_{CC6}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.
 4. I_{CC1}(AV) and I_{CC5}(AV) are dependent on output loading. Specified values are obtained with the output open.

MITSUBISHI LSIs
MH25708J-85, -10, -12, -15/
MH25708JA-85, -10, -12, -15

NIBBLE MODE 262144-WORD BY 8-BIT DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Refresh, and Nibble-Mode Cycle)

($T_a = 0 - 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	Limits								Unit
			MH25708-85		MH25708-10		MH25708-12		MH25708-15		
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		4		4		4		4	ms
$t_{w(RASH)}$	$\overline{\text{RAS}}$ high pulse width	t_{RP}	65		80		90		100		ns
$t_{w(RASL)}$	$\overline{\text{RAS}}$ low pulse width	t_{RAS}	85	10000	100	10000	120	10000	150	10000	ns
$t_{w(CASL)}$	$\overline{\text{CAS}}$ low pulse width	t_{CAS}	45	10000	50	10000	60	10000	75	10000	ns
$t_{w(CASH)}$	$\overline{\text{CAS}}$ high pulse width (Note 8)	t_{CPN}	20		20		25		25		ns
$t_h(\text{RAS-CAS})$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$	t_{CSH}	85		100		120		150		ns
$t_h(\text{CAS-RAS})$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$	t_{RSH}	45		50		60		75		ns
$t_d(\text{CAS-RAS})$	Delay time, $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ (Note 9)	t_{CRP}	10		10		10		10		ns
$t_d(\text{RAS-CAS})$	Delay time, $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ (Note 10)	t_{RCD}	15	40	15	50	20	60	25	75	ns
$t_{su}(\text{RA-RAS})$	Row address setup time before $\overline{\text{RAS}}$	t_{ASR}	0		0		0		0		ns
$t_{su}(\text{CA-CAS})$	Column address setup time before $\overline{\text{CAS}}$	t_{ASC}	-5		-5		-5		-5		ns
$t_h(\text{RAS-RA})$	Row address hold time after $\overline{\text{RAS}}$	t_{RAH}	10		10		15		20		ns
$t_h(\text{CAS-CA})$	Column address hold time after $\overline{\text{CAS}}$	t_{CAH}	15		15		20		25		ns
$t_h(\text{RAS-CA})$	Column address hold time after $\overline{\text{RAS}}$	t_{AR}	55		65		80		100		ns
t_{THL}	Transition time	t_T	3	50	3	50	3	50	3	50	ns
t_{TLH}			3	50	3	50	3	50	3	50	ns

- Note 5: An initial pause of 500 μs is required after power-up followed by any eight $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles before proper device operation is achieved.
 6: The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.
 7: Reference levels of input signals are $V_{IH\text{ min}}$ and $V_{IL\text{ max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .
 8: Except for nibble-mode.
 9: $t_d(\text{CAS-RAS})$ requirement is applicable for all $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles.
 10: Operation within the $t_d(\text{RAS-CAS})$ max limit insures that $t_h(\text{RAS})$ max can be met. $t_d(\text{RAS-CAS})$ max is specified reference point only; if $t_d(\text{RAS-CAS})$ is greater than the specified $t_d(\text{RAS-CAS})$ max limit, then access time is controlled exclusively by $t_a(\text{CAS})$.
 $t_d(\text{RAS-CAS})\text{ min} = t_h(\text{RAS-RA})\text{ min} + 2t_{THL}(t_{TLH}) + t_{su}(\text{CA-CAS})\text{ min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 - 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	Limits								Unit
			MH25708-85		MH25708-10		MH25708-12		MH25708-15		
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{CR}	Read cycle time	t_{RC}	160		190		220		260		ns
$t_{su}(\text{R-CAS})$	Read setup time before $\overline{\text{CAS}}$	t_{RCS}	0		0		0		0		ns
$t_h(\text{CAS-R})$	Read hold time after $\overline{\text{CAS}}$ (Note 11)	t_{RCH}	0		0		0		0		ns
$t_h(\text{RAS-R})$	Read hold time after $\overline{\text{RAS}}$ (Note 11)	t_{RRH}	10		10		10		10		ns
$t_{dis}(\text{CAS})$	Output disable time (Note 12)	t_{OFF}	0	20	0	25	0	25	0	35	ns
$t_a(\text{CAS})$	$\overline{\text{CAS}}$ access time (Note 13)	t_{CAC}		45		50		60		75	ns
$t_a(\text{RAS})$	$\overline{\text{RAS}}$ access time (Note 14)	t_{RAC}		85		100		120		150	ns

- Note 11: Either $t_h(\text{RAS-R})$ or $t_h(\text{CAS-R})$ must be satisfied for a read cycle.
 12: $t_{dis}(\text{CAS})$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .
 13: This is the value when $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})\text{ max}$. Test conditions; Load = 2TTL, $C_L = 100\text{pF}$.
 14: This is the value when $t_d(\text{RAS-CAS}) < t_d(\text{RAS-CAS})\text{ max}$. When $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})\text{ max}$, $t_a(\text{RAS})$ will increase by the amount that $t_d(\text{RAS-CAS})$ exceeds the value shown. Test conditions; Load = 2TTL, $C_L = 100\text{pF}$.

Write Cycle

Symbol	Parameter	Alternative Symbol	Limits								Unit
			MH25708-85		MH25708-10		MH25708-12		MH25708-15		
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{CW}	Write cycle time	t_{RC}	160		190		220		260		ns
$t_{su}(\text{W-CAS})$	Write setup time before $\overline{\text{CAS}}$ (Note 15)	t_{WCS}	-10		-10		-10		-10		ns
$t_h(\text{CAS-W})$	Write hold time after $\overline{\text{CAS}}$	t_{WCH}	15		20		25		30		ns
$t_h(\text{RAS-W})$	Write hold time after $\overline{\text{RAS}}$	t_{WCR}	55		70		85		105		ns
$t_h(\text{W-RAS})$	$\overline{\text{RAS}}$ hold time after write	t_{RWL}	30		35		40		45		ns
$t_h(\text{W-CAS})$	$\overline{\text{CAS}}$ hold time after write	t_{CWL}	30		35		40		45		ns
$t_w(\text{W})$	Write pulse width	t_{WP}	15		20		25		30		ns
$t_{su}(\text{D-CAS})$	Data-in setup time before $\overline{\text{CAS}}$	t_{DS}	0		0		0		0		ns
$t_h(\text{CAS-D})$	Data-in hold time after $\overline{\text{CAS}}$	t_{DH}	15		20		25		30		ns
$t_h(\text{RAS-D})$	Data-in hold time after $\overline{\text{RAS}}$	t_{DHR}	55		70		85		105		ns

Note 15: When $t_{su}(\text{W-CAS}) < t_{su}(\text{W-CAS})\text{ min}$, Data input will contend with the data output because of the common I/O feature.

MITSUBISHI LSI's
MH25708J-85, -10, -12, -15/
MH25708JA-85, -10, -12, -15

NIBBLE MODE 262144-WORD BY 8-BIT DYNAMIC RAM

Nibble Mode Cycle

Symbol	Parameter	Alternative Symbol	Limits								Unit
			MH25708-85		MH25708-10		MH25708-12		MH25708-15		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{CN}	Nibble mode cycle time	t _{NC}	45		50		55		70		ns
t _{aN(CAS)}	Nibble mode access time	t _{NAC}		20		25		30		40	ns
t _{wN(CASL)}	Nibble mode $\overline{\text{CAS}}$ low pulse width	t _{NCAS}	20		25		30		40		ns
t _{wN(CASH)}	Nibble mode precharge time	t _{NP}	15		15		15		20		ns
t _{hN(CAS-RAS)}	Nibble mode $\overline{\text{RAS}}$ hold time	t _{NRSH}	20		25		30		40		ns
t _{dN(CAS-W)}	Nibble mode $\overline{\text{CAS}}$ to WRITE delay	t _{NCWD}	20		25		30		40		ns
t _{wNRMW(CASL)}	Nibble mode RMW $\overline{\text{CAS}}$ pulse width	t _{NCRW}	45		55		65		85		ns
t _{hN(W-CAS)}	Nibble mode WRITE to $\overline{\text{CAS}}$ lead time	t _{NCWL}	20		25		30		40		ns
t _{SUN(W-CAS)}	Nibble mode WRITE setup time before $\overline{\text{CAS}}$	t _{NWCS}	0		0		0		0		ns

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle (Note 16)

Symbol	Parameter	Alternative Symbol	Limits								Unit
			MH25708-85		MH25708-10		MH25708-12		MH25708-15		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{SUR(CAS-RAS)}	$\overline{\text{CAS}}$ setup time for auto refresh	t _{CSR}	10		10		10		10		ns
t _{HR(RAS-CAS)}	$\overline{\text{CAS}}$ hold time for auto refresh	t _{CHR}	15		20		25		30		ns
t _{DR(RAS-CAS)}	Precharge to $\overline{\text{CAS}}$ active time	t _{RPC}	0		0		0		0		ns

Note 16: Eight or more $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles is necessary for proper operation of $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode.


Nibble Mode Addressing Sequence Example

Sequence	Nibble bit	Column address										Row address										
		A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈			
$\overline{\text{RAS}}/\overline{\text{CAS}}$	1	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	External address		
toggle $\overline{\text{CAS}}$	2	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	1			
toggle $\overline{\text{CAS}}$	3	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0	1	0	Internally generated address		
toggle $\overline{\text{CAS}}$	4	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0	1	1			
toggle $\overline{\text{CAS}}$	1	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0			


NIBBLE MODE 262144-WORD BY 8-BIT DYNAMIC RAM

TIMING DIAGRAMS (Note 17)

Read Cycle




Early Write Cycle




MITSUBISHI LSIs
**MH25708J-85, -10, -12, -15/
 MH25708JA-85, -10, -12, -15**


NIBBLE MODE 262144-WORD BY 8-BIT DYNAMIC RAM

RAS-Only Refresh Cycle (Note 18)



Note 17.  Indicates the don't care input.


Note 18. $\overline{CAS} = V_{IH}$, \overline{W} , D = don't care.
 A8 may be V_{IH} or V_{IL} .

 The center-line indicates the high-impedance state.


MITSUBISHI LSIs
MH25708J-85, -10, -12, -15/
MH25708JA-85, -10, -12, -15

NIBBLE MODE 262144-WORD BY 8-BIT DYNAMIC RAM

Hidden Refresh Cycle



CAS before RAS Refresh Cycle (Note 20)



Note 20: \bar{W} , D = don't care.