

## ULTRA HIGH SPEED 16-BIT ACCURATE, TRACK & HOLD AMPLIFIER


### FEATURES

- 350 nsec Acquisition Time to .005% for 20V step
- 250 nsec Acquisition Time to .005% for 10V step
- -94 dB Feedthrough Rejection Ratio (20V step)
- Low Aperture Uncertainty of 75 psec rms
- Excellent Linearity:  $\pm 0.005\%$  for  $\pm 5V$  range  
 $\pm 0.001\%$  for  $\pm 10V$  range
- Low droop rate: 1V/sec
- Low distortion: -90 dB (5V p-p @ 100 kHz)  
 -88 dB (20V p-p @ 10 kHz)

### DESCRIPTION

The SP9760 is an ultra fast 16 bit linear sample-and-hold, featuring an acquisition time of 250 nsec and 350 nsec for 20V and 10V signal step respectively. The ultimate combination of speed, accuracy and stability is evidenced by low aperture uncertainty of 75 psec rms, 16 bit linearity, 30 MHz small signal bandwidth and maximum pedestal of  $\pm 1mV$ . Two proprietary Dielectric-Isolation-based ASICs are utilized in the design of the SP9760 to achieve true 16 bit performance at specified conversion rates.

The SP9760 accepts bipolar  $\pm 10V$  input signal, dissipates 825 mW and is available in the 24 pin dual-in-line package. The superior attributes of the




SP9760 make it an ideal candidate to use in conjunction with a high speed 14 to 16 bit ADC's in multiplexed data acquisition applications such as audio digitizing, ATE, industrial data acquisition and signal processing such as magnetic resonance imaging and radar.

Two temperature ranges are available. The SP9760C is guaranteed over a case temperature of  $0^{\circ}C$  to  $+70^{\circ}C$ ; the SP9760B is MIL-STD-883C screened over a temperature range of  $-55^{\circ}C$  to  $+125^{\circ}C$ .

6

### FUNCTIONAL DIAGRAM



# SPECIFICATIONS

PARAMETER	SP9760C 0°C to 70°C			SP9760B (PRELIMINARY) -55°C to +125°C			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>ANALOG INPUT</b> Input Voltage Input Bias Current Input Impedance	±10	100 100		±10	100 100		V pA MΩ
<b>DIGITAL INPUT</b> Logic "0" Logic "1"	0 2.0		0.8 5.0	0 2.0		0.8 5.0	V V
<b>ANALOG OUTPUT</b> Voltage Current Impedance Capacitive Load <sup>1</sup>	±10	20 .1		±10	20 .1		V mA Ω
<b>SAMPLE MODE DC TRANSFER CHARACTERISTICS</b> Offset Error Offset Drift Gain Gain Error Gain Drift Linearity 20V Range 10V Range		±1 ±20 +1 ±.03 ±2 .001 .0005	±5  ±.1 ±20		±5 ±50 +1 ±.05 ±2 .001 .0005	±20 ±200  ±.2 ±20	mV μV/°C  %FSR ppm/°C  %FSR %FSR
<b>SAMPLE MODE DYNAMICS</b> Frequency Response Small Signal (-3 dB) Full Power (20V p-p) (10V p-p) Slew Rate Acquisition Time ±20V Step to .0015% ±10V Step to .0015% ±5V Step to .01% Distortion 5V p-p @ 100 kHz 20V p-p @ 10 kHz	75	30 2 4 120	500	40	20 1 2 60 600 450 375 -80 -78	700	MHz MHz MHz V/μsec nsec nsec nsec dB dB
<b>HOLD MODE DYNAMICS</b> Pedestal Offset Error Pedestal Offset Drift Pedestal Gain Error Pedestal Linearity Droop Rate Feedthrough Rejection <sup>2, 5</sup> Dielectric Absorption <sup>2</sup> Aperture Delay Aperture Uncertainty Sample to Hold Settling <sup>3</sup> Noise <sup>4</sup>		±0.2 ±30 ±.002 ±.0005 ±1 -103 .0005 30 75 150 300	±1.0  ±.002 ±100 -90		±2 ±20 ±.005 ±.0005 ±150 -103 .001 30 75 150 300	±5 ±50 ±.01 ±.002 ±1000 -90	mV μV/°C %FSR %FSR μV/μS dB %FSR nsec ps RMS nsec μV RMS

# SPECIFICATIONS

PARAMETER	SP9760C 0°C to 70°C			SP9760B (PRELIMINARY) -55°C to +125°C			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER REQUIREMENTS</b>							
Nominal Voltage							
+V <sub>S</sub>		+15			+15		V
-V <sub>S</sub>		-15			-15		V
Supply Current							
+V <sub>S</sub>		31			31		mA
-V <sub>S</sub>		24			24		mA
Power Dissipation		825			825		mW
Power Supply Rejection		100			100		μV/V
<b>TEMPERATURE RANGE</b>							
Operating		0 to +70			-55 to +125		°C
Storage		-40 to +85			-65 to +150		°C
<b>ABSOLUTE MAXIMUM RATINGS</b>							
±V <sub>S</sub>			16			16	V
Analog Input	-V <sub>S</sub>		+V <sub>S</sub>	-V <sub>S</sub>		+V <sub>S</sub>	V
Digital Input	-1		+6	-1		+6	V
Junction Temp			150				°C
θ <sub>JC</sub>			30.3				°C/Watt

## NOTES

1.  $C_{load} < I_{load} / (\partial V_{out} / \partial I_{out})$ . See recommendations on capacitive loading.
2. ±20V Step
3. To ±0.005%
4. DC to 30 MHz
5. Feedthrough rejection tested at 25°C.


## PIN ASSIGNMENTS

PIN	FUNCTION
1	-In $V_{os}$
2	In Gain
3	+15V
4	$V_{in}$
5	-15V
6	TP
7	+15V
8	TP
9	$V_{out}$
10	-15V
11	+Out $V_{os}$
12	Out $V_{os} C$
13	-Out $V_{os}$
14	Out Gain
15	+15V
16	TP
17	NC
18	Buffer Out
19	Ground
20	+5V Ref
21	S/H In
22	-15V
23	+In $V_{os} C$
24	In $V_{os} C$

## ORDERING INFORMATION


MODEL	TEMPERATURE RANGE	DESCRIPTION
SP9760C	0°C to 70°C	—
SP9760B	-55°C to +125°C	MIL-STD-883

## PACKAGE OUTLINE




## FUNCTIONAL PIN DESCRIPTIONS

- Pins 1, 23, 24 Input Offset Trim: Trim pot connection for external offset trim of input buffer.
- Pins 11, 12, 13 Output Offset Trim: Trim pot connection for external offset trim of output buffer.
- Pin 2 Input Gain Trim: Trim pot wiper connection for external gain trim of input buffer.
- Pin 14 Output Gain Trim: Trim pot wiper connection for external gain trim of output buffer.
- Pin 4 Analog Input: High impedance signal input to first buffer.
- Pin 9 Analog Output: Low impedance output of S/H amplifier.
- Pin 21 S/H In: Logic control of sample mode (high) and hold mode (low).
- Pin 20 +5V Ref Out: Internal reference generated with 78L05.
- Pin 19 GND: Only ground pin.
- Pin 3 +15V Input Supply: Input buffer positive supply.
- Pin 22 -15V Input Supply: Input buffer negative supply.
- Pin 15 +15V Output Supply: Output buffer positive supply.
- Pin 10 -15V Output Supply: Output buffer negative supply.
- Pin 7 +15V Gate Drive Supply: Analog switch positive supply.
- Pin 5 -15V Gate Drive Supply: Analog switch negative supply.
- Pin 18 Buffer Out: Output of input buffer.
- Pin 16 TP: Factory test point.
- Pin 8 TP: Factory test point.
- Pin 6 TP: Factory test point.
- Pin 17 No Connect.



## TIMING DIAGRAM



## TIMING

The timing diagram illustrates the critical timing points for the SP9760. This is illustrated by sending the SP9760 into hold and back to sample on both positive and negative going signals. The key points on the timing diagram are defined below.

**Aperture Delay** - the difference in time between when the hold signal is given and the SHA holds the input signal.

**Hold Settling** - the time it takes the SHA to settle to the held signal.

**Pedestal** - the difference in voltage between sample and hold for the same input voltage.

**Droop Rate** - the rate at which the held signal changes (drips) due to leakage of charge off the hold capacitor.

**Feedthru** - the extent to which a signal on the input of the SHA, during hold mode, will change the signal being held.

**Slew Rate** - the rate at which the sample and hold amplifier changes to the new signal being sampled.

**Acquisition Time** - the time it takes the sample-and-hold to settle and fully acquire a new signal. This time is dependent on input voltage change and accuracy required.

## SUPPLY BYPASSING

Power supply bypassing is necessary to prevent oscillation with the SP9760 in all circuits. Low inductance ceramic disc capacitors with the shortest practical lead lengths must be connected from each supply lead (within 1/4" to 1/2" of the device package) to a ground plane. Capacitors should be 0.1  $\mu\text{F}$  in parallel (for each supply pin) with a 10  $\mu\text{F}$  solid tantalum capacitor for each supply voltage.

## RECOMMENDED LAYOUT PRECAUTIONS

RF/video printed circuit board layout rules should be followed when using the SP9760 since it will provide power gain to frequencies over 30 MHz. Ground planes are recommended and power supplies should be decoupled at each device with low inductance capacitors.

The optional gain adjust pots and the offset adjust pots should be mounted within one inch of the SP9760. An etch guard ring should be laid around the gain and offset adjust circuitry and tied to the output of each buffer to prevent dynamic deterioration from stray capacitance. (See Figure 1.)

## GAIN AND OFFSET ADJUSTMENTS

In most system applications there will be no need to adjust the gain and offset of the SP9760 separately. The system gain and offset adjustments should be used instead. However, it is not recommended that the gain and offset adjustment pots connected to the SP9760 be used to compensate system gain and offset errors.

Figure 1 shows the recommended gain and offset adjustment circuit. The gain and offset adjustments should be repeated for each buffer.

**IMPORTANT:** The lead length on the gain and offset adjustment circuit should be kept short (within one inch) to avoid oscillation or deterioration of dynamic performance.

The DVM must have both inputs floating. A hand held DVM with 100  $\mu\text{V}$  or finer resolution may be used for this measurement.

For very critical adjustments a 5 minute warmup is recommended for the SP9760.

## GAIN ADJUSTMENT

The gain adjustment should be done before the offset adjustment to avoid the effect that the gain pot has on the offset voltage.

The gain adjustment also affects the output resistance of the SP9760 buffers. The output resistance will be closest to zero ohms when the gain is closest to one.

The gain pot is adjusted in sample mode while plus full scale and minus full scale voltages (as defined by the user's system) are applied to the SP9760 by an external voltage source or by the previous stage in the system. This applied voltage needs to be only 10% accurate because the floating DVM is measuring gain error directly. The




FIGURE 1  
SUGGESTED TOPOLOGY AND RELATIVE PLACEMENT OF COMPONENTS

gain error has been compensated when the floating DVM reads the same value for plus full scale and minus full scale input voltages. The input voltage applied to the SP9760 can be a manually controlled DC voltage or a slow 2 to 10 second period full scale square wave.

### OFFSET ADJUSTMENT

After the gain has been adjusted, the remaining error is eliminated by the offset adjustment. The input voltage applied to the SP9760 should be zero volts. The offset pot is adjusted until the floating DVM reads zero volts.

### CAPACITIVE LOADING

Two considerations must be taken into account when driving capacitive loads. These are frequency stability and charge current magnitude.

For some values of load capacitance (>50 pf) it may be necessary to isolate the capacitive load with a resistor from 1Ω to 10Ω to reduce ringing or

oscillation tendency. The desired step response can be obtained with the right resistor value for each application. (See Figure 2.)

The charge current magnitude must be controlled not to exceed the maximum rated output current for the SP9760. If the maximum output current is exceeded, the output stage will saturate during a transient and will take longer to recover.


The charge current into the capacitor is established by

$$I_{C \text{ load}} = C_{\text{load}} \times \frac{dv}{dt}$$

The charge current can be limited by controlling the slew rate of the signals driving the SP9760, by reducing the amount of capacitive loading or by adding resistance in series with the capacitive load.



Sampling Rate = 250 kHz  
Input Frequency = 120 kHz  
Input Amplitude = 10 Volts p-p (0 dB)  
Noise Floor < -100 dB  
Maximum Harmonic < -72 dB



SIGNAL-TO-NOISE + DISTORTION RATIO  
SINAD = 69.36 dB

Graph 1

The SP9760 and SP9588 can be used in the bipolar mode and be AC coupled for AC signal processing applications. In figure 4 the complete

schematic is given for  $\pm 5V$  input range and AC coupling.




FIGURE 4  
-5V TO +5V AC COUPLED BIPOLAR DATA ACQUISITION SYSTEM

6

The SP9760 and SP9588 can be used in conjunction with a multiplexer for multi-channel data acquisition systems. The configuration seen

in figure 5 will handle eight input channels providing a total throughput of 100 kHz per channel.





FIGURE 5  
0V TO +10V UNIPOLAR DATA ACQUISITION SYSTEM WITH 8 CHANNELS AND 100 KHz THROUGHPUT

The internal buffer amplifier on the SP9760 can be used to implement a multi-order anti-aliasing filter for signal processing applications. (See Figure 6.) The formula for calculating the frequency and Q of the filter are:

$$F_o = \frac{1}{2\pi R_1 R_2 C_{14} C_{15}}$$

$$\frac{1}{Q} = \sqrt{\frac{R_1 C_{15}}{R_2 C_{14}}} + \sqrt{\frac{R_2 C_{15}}{R_1 C_{14}}}$$

in this case  $F_o = 100 \text{ kHz}$   $Q = .5$   
 $R_1 = R_2 = 1k\Omega$   $C_{14} = C_{15} = 1600 \text{ pF}$



6

FIGURE 6  
 0V TO +10V UNIPOLAR DATA ACQUISITION SYSTEM WITH SECOND ORDER ANTI-ALIASING FILTER

This page left intentionally blank.