

CMOS Circuit for Analog Quartz Clocks with Bipolar Stepping Motor Drive

Features

- 32kHz quartz oscillator
- Integrated capacitors, mask selectable
- Single battery operation
- 0.8µA typical current consumption
- Low resistance outputs for bipolar stepping motor
- Mask options for pad designation, motor period and pulse width, alarm frequency, modulation and duty cycle
- Alarm output function compatible with either NPN or PNP-driver transistors
- Alarm input function
- 1024Hz output on AL_{IN} pad for oscillator frequency verification
- Fast test function
- ESD protected terminals
- Integrated capacitor for digital trimming


Description

The H 1063 is a low power 32kHz analog clock integrated in HCMOS technology to drive a bipolar stepping motor. Frequency trimming is carried out by selecting on chip oscillator input capacitances through pad bonding. Both the motor pulse period and the motor pulse width are mask-programmable. See Table 5 for already available options.


Application

■ Analog clocks

Functional Diagram



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Supply voltage range	V _{DD} -V _{SS}	-0.3	+5	٧
Input voltage	V _{IN}	Vss	V _{DD}	V
Storage temperature	T _{STOR}	-55	+125	င့

Table 1

Stresses beyond these listed maximum ratings may cause permanent damage to the device. Exposure to conditions beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device contains circuitry to protect the terminals against damage due to high static voltages or electrical fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

Recommended Operating Conditions

Parameter	Symbol	Value	Units
Ambient temperature	T	25	ů
Quartz frequency	fo	32768	Hz
Quartz series resistance	Ro	30	kΩ
Motor coil resistance	R _M	200	Ω
Positive supply	V _{DD}	1.5	V
Negative supply	Vss	0	٧

Table 2

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	Topa	-20		+70	လူ
Quartz series resistance			30	50	kΩ

Table 3

Electrical and Switching Characteristics

at recommended operating conditions (valid unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply voltage	V _{DD}	Operating	+1.1		+1.8	V
Supply current	IDD	Without motor, AL _{IN} , C1,				
		C2, C3, C4 open		0.8	2.0	μΑ
Motor Output						
Current into load	l _M	$V_{DD} = 1.2V, R_{M} = 200\Omega$	±4.3			mA
Pulse period	Τ,			Mask option*		s
Pulse width	tw			Mask option*		ms
Alarm Output			1			
Frequency	f _A	i	l	Mask option*		Hz
Modulation	f _{A1}		1	Mask option*		Hz
Cycle time	t ₂			Mask option*		s
Pulse duration	t _P			Mask option*		s
Output current for	ALOUTN	$V_{DD} = 1.2V, V_{OL} = 0.2V$	0.5			μA
driving NPN-transistor	ALOUTP	$V_{DD} = 1.2V, V_{OH} = 0.7V$	0.3			mA
Output current for	IALOUTN	$V_{DD} = 1.2 V, V_{OL} = 0.5 V$	0.3			mA
driving PNP-transistor	IALOUTP	$V_{DD} = 1.2V, V_{OH} = 1.0V$	0.5			μΑ
Alarm input			:			
Test In/Output						
Alarm input delay	t _{ALD}		125		570	ms
Test frequency	f _τ	4	l .	1024		Hz
Input current (alarm)	IN	Input at V _{ss}	~1	-8	-10	μA
Input current	In	Input at V _{DD}	1	20	30	μΑ
Oscillator		1			١.	
Build-up time	ISTART	$V_{DD} = 1.2V$			2	s
Stability against supply	△f	$C_{IN} = C_{OUT} = 20pF$		_	٠. ـ	l
voltage variations	∆V _{DD} ·f	$1.1V \le V_{DO} \le 1.8V$		7	10	ppm/V
Integrated capacitance	Cout			± (C _{OUT} · 0.1 + 0.5)		pF
	CiN	1454		$\pm (C_{IN} \cdot 0.1 + 0.5)$		pF
Integrated capacitances	C1	Without external stray		3	ļ	pF
for bonding options	C2 C3	capacitance		4		pF
]	C4			5 6		pF pF
	104			L		l h


^{* :} See "Available options" on page 6.

Table 4




Timing Waveforms

Motor Output Waveform



Alarm Output Waveform





Functional Description

Oscillator

The quartz oscillator consists of an inverter, internal feedback resistor to bias the input, series output resistance to improve stability and two fixed capacitors on $\mathsf{OSC}_\mathsf{OUT}$ and OSC_IN . They are both variable by mask option. In addition to this there are also 4 pads selectable capacitors at OSC_IN . Frequency trimming is achieved by selecting one or more of the 4 capacitors which allows the input capacitance to be increased by 3 pF to 18 PF in 1 pF steps.

Motor Drive Output

The circuit contains two push-pull output buffers for driving bipolar stepping motors. Between two pulses, both P-channel transistors conduct. During an output pulse, the N-channel transistor of one buffer and the P-channel transistor of the other buffer are conducting. The outputs are protected against inductive voltage spikes with diodes to both supply pins.

Both the motor pulse period and motor pulse width are programmable by metal mask over a wide range of values (see Table 5 for available options).

Alarm Output

The alarm is activated by connecting $AL_{\rm IN}$ to $V_{\rm SS}$ and is deactivated by opening the connection. A metal mask option is available to program a continuous activation of the alarm output

The alarm output driver contains a push-pull output buffer to drive an external sound source by means of an external bipolar transistor. A metal mask option is available to allow the use of NPN or PNP-transistors.


The tone frequency, modulation frequency and cycle time (ON/OFF time) are metal mask selectable.

Test Mode

The AL_{IN} pin fulfills three functions:


- For normal operation, the AL_{IN} pin is left open. The circuit provides a square wave signal of 1024Hz, which can be used to tune the oscillator.
- b) If the pin is connected to V_{SS} , the alarm signal is provided at pin AL_{OUT} .
- c) If the AL_{IN} pin is connected to V_{DD}, all output frequencies are increased by a factor of 64, the alarm modulations of f_{A1} = 8Hz and f_A = 2kHz are suppressed.

Test configuration





Pad Location Diagram







Available Options

	Mic	otor	Alarm Output			Integrated Capacitance		Alarm	
Option	Period	Pulse width	Frequency	Modulation	Cycle Time	Pulse Duration	Fix	Fix	Output Transistor
	(T ₁)	(t _w)	(f _A)	(f _{A1})	(T_2)	(t _P)	(C _{IN})	(C _{OUT})	
V31	2s	31.24 ms	2048 Hz	8 Hz	1 s	0.5 s	8pF	20 pF	NPN
V40	2s	46.8 ms	2048 Hz	8 Hz	4 s	1 s	8pF	20 pF	NPN
V41	2s	31.24 ms	2048 Hz	8 Hz	4 s	1s	8pF	20 pF	NPN
V42	2s	15.6 ms	2048 Hz	8 Hz	4s	1s	8pF	20 pF	NPN
V44	2s	23.4 ms	2048 Hz	8 Hz	4 s	1s	8pF	20 pF	NPN
V48	2 s	46.8 ms	2048 Hz	8 Hz	1 s	0.5 s	8pF	20 pF	NPN
V49	2s	31.24 ms	2048 Hz	8 Hz	1 s	0.5 s	8pF	20 pF	PNP
V60	2s	46.8 ms	2048 Hz	8 Hz	4 s	1 s	8pF	20 pF	NPN

Table 5