CMOS Circuit for Analog Quartz Clocks with Bipolar Stepping Motor Drive

Features

- 32kHz quartz oscillator
- Integrated capacitors, mask selectable
- Single battery operation
- 0.8µA typical current consumption
- Low resistance outputs for bipolar stepping motor
- Mask options for pad designation, motor period and pulse width, alarm frequency, modulation and duty cycle
- Alarm output function compatible with either NPN or PNP-driver transistors
- Alarm input function
- 1024Hz output on AL_{IN} pad for oscillator frequency verification
- Fast test function
- ESD protected terminals
- Integrated capacitor for digital trimming

Description

The H 1063 is a low power 32kHz analog clock integrated in HCMOS technology to drive a bipolar stepping motor. Frequency trimming is carried out by selecting on chip oscillator input capacitances through pad bonding. Both the motor pulse period and the motor pulse width are mask-programmable. **See Table 5 for already available options.**

Application

- Analog clocks

Functional Diagram



Fig. 1

Pin Assignment



Fig. 2

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Supply voltage range	V_{DD} - V_{SS}	−0.3	+5	V
Input voltage	V_{IN}	V_{SS}	V_{DD}	V
Storage temperature	T_{STOR}	−55	+125	°C

Table 1

Stresses beyond these listed maximum ratings may cause permanent damage to the device. Exposure to conditions beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device contains circuitry to protect the terminals against damage due to high static voltages or electrical fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

Recommended Operating Conditions

Parameter	Symbol	Value	Units
Ambient temperature	T	25	°C
Quartz frequency	f_Q	32768	Hz
Quartz series resistance	R_Q	30	kΩ
Motor coil resistance	R_M	200	Ω
Positive supply	V_{DD}	1.5	V
Negative supply	V_{SS}	0	V

Table 2

Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Units
Operating temperature	T_{OPR}	−20		+70	°C
Quartz series resistance			30	50	kΩ

Table 3

Electrical and Switching Characteristics

at recommended operating conditions (valid unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Units
Supply voltage	V_{DD}	Operating	+1.1		+1.8	V
Supply current	I_{DD}	Without motor, AL_{IN}, C1, C2, C3, C4 open		0.8	2.0	µA
Motor Output						
Current into load	I_M	V_{DD} = 1.2V, R_M = 200Ω	±4.3			mA
Pulse period	T_1			Mask option*		s
Pulse width	t_W			Mask option*		ms
Alarm Output						
Frequency	f_A			Mask option*		Hz
Modulation	f_{A1}			Mask option*		Hz
Cycle time	t_2			Mask option*		s
Pulse duration	t_P			Mask option*		s
Output current for	I_{ALOUTN}	V_{DD} = 1.2V, V_{OL} = 0.2V	0.5			µA
driving NPN-transistor	I_{ALOUTP}	V_{DD} = 1.2V, V_{OH} = 0.7V	0.3			mA
Output current for	I_{ALOUTN}	V_{DD} = 1.2V, V_{OL} = 0.5V	0.3			mA
driving PNP-transistor	I_{ALOUTP}	V_{DD} = 1.2V, V_{OH} = 1.0V	0.5			µA
Alarm Input						
Test In/Output						
Alarm input delay	t_{ALD}		125		570	ms
Test frequency	f_T			1024		Hz
Input current (alarm)	I_{IN}	Input at V_{SS}	−1	−8	−10	µA
Input current	I_{IN}	Input at V_{DD}	1	20	30	µA
Oscillator						
Build-up time	t_{START}	V_{DD} = 1.2V			2	s
Stability against supply	$\frac{\Delta f}{\Delta V_{DD} \cdot f}$	$C_{IN} = C_{OUT}$ = 20pF				
voltage variations		1.1V ≤ V_{DD} ≤ 1.8V		7	10	ppm/V
Integrated capacitance	C_{OUT}			± (C_{OUT} · 0.1 + 0.5)		pF
	C_{IN}			± (C_{IN} · 0.1 + 0.5)		pF
Integrated capacitances	C1	Without external stray		3		pF
for bonding options	C2	capacitance		4		pF
	C3			5		pF
	C4			6		pF

* : See "Available options" on page 6.

Table 4

Timing Waveforms

Motor Output Waveform



Fig. 3

Alarm Output Waveform



Fig. 4

Functional Description

Oscillator
The quartz oscillator consists of an inverter, internal feedback resistor to bias the input, series output resistance to improve stability and two fixed capacitors on OSC_{OUT} and OSC_{IN}. They are both variable by mask option. In addition to this there are also 4 pads selectable capacitors at OSC_{IN}. Frequency trimming is achieved by selecting one or more of the 4 capacitors which allows the input capacitance to be increased by 3 pF to 18 PF in 1 pF steps.

Motor Drive Output
The circuit contains two push-pull output buffers for driving bipolar stepping motors. Between two pulses, both P-channel transistors conduct. During an output pulse, the N-channel transistor of one buffer and the P-channel transistor of the other buffer are conducting. The outputs are protected against inductive voltage spikes with diodes to both supply pins.
Both the motor pulse period and motor pulse width are programmable by metal mask over a wide range of values (see Table 5 for available options).

Alarm Output
The alarm is activated by connecting AL_{IN} to V_{SS} and is deactivated by opening the connection. A metal mask option is available to program a continuous activation of the alarm output.
The alarm output driver contains a push-pull output buffer to drive an external sound source by means of an external bipolar transistor. A metal mask option is available to allow the use of NPN or PNP-transistors.
The tone frequency, modulation frequency and cycle time (ON/OFF time) are metal mask selectable.

Test Mode
The AL_{IN} pin fulfills three functions:
a) For normal operation, the AL_{IN} pin is left open. The circuit provides a square wave signal of 1024Hz, which can be used to tune the oscillator.
b) If the pin is connected to V_{SS}, the alarm signal is provided at pin AL_{OUT}.
c) If the AL_{IN} pin is connected to V_{DD}, all output frequencies are increased by a factor of 64, the alarm modulations of f_{A1} = 8Hz and f_A = 2kHz are suppressed.

Test configuration



Fig. 5

Pad Location Diagram

All dimensions in μm



Chip size is X = 1117 by Y = 1523 microns or X = 44 by Y = 60 mils
Note: The origin (0,0) is the lower left coordinate of center pads.
The lower left corner of the chip shows distances to origin.

Fig. 6

5

Available Options

Option	Motor		Alarm Output				Integrated Capacitance		Alarm Output Transistor
	Period (T_1)	Pulse width (t_W)	Frequency (f_A)	Modulation (f_{A1})	Cycle Time (T_2)	Pulse Duration (t_P)	Fix (C_{IN})	Fix (C_{OUT})	
V31	2 s	31.24 ms	2048 Hz	8 Hz	1 s	0.5 s	8 pF	20 pF	NPN
V40	2 s	46.8 ms	2048 Hz	8 Hz	4 s	1 s	8 pF	20 pF	NPN
V41	2 s	31.24 ms	2048 Hz	8 Hz	4 s	1 s	8 pF	20 pF	NPN
V42	2 s	15.6 ms	2048 Hz	8 Hz	4 s	1 s	8 pF	20 pF	NPN
V44	2 s	23.4 ms	2048 Hz	8 Hz	4 s	1 s	8 pF	20 pF	NPN
V48	2 s	46.8 ms	2048 Hz	8 Hz	1 s	0.5 s	8 pF	20 pF	NPN
V49	2 s	31.24 ms	2048 Hz	8 Hz	1 s	0.5 s	8 pF	20 pF	PNP
V60	2 s	46.8 ms	2048 Hz	8 Hz	4 s	1 s	8 pF	20 pF	NPN

Table 5