

**MCM69F536A**

## 32K x 36 Bit Flow-Through BurstRAM™ Synchronous Fast Static RAM

The MCM69F536A is a 1M bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the 68K Family, PowerPC™, 486, i960™ and Pentium™ microprocessors. It is organized as 32K words of 36 bits each, fabricated with Motorola's high performance silicon gate BiCMOS technology. This device integrates input registers, a 2 bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQx), and all control signals except output enable ( $\overline{G}$ ) and Linear Burst Order ( $\overline{LBO}$ ) are clock (K) controlled through positive-edge-triggered noninverting registers.

Bursts can be initiated with either  $\overline{ADSP}$  or  $\overline{ADSC}$  input pins. Subsequent burst addresses can be generated internally by the MCM69F536A (burst sequence operates in linear or interleaved mode dependent upon state of  $\overline{LBO}$ ) and controlled by the burst address advance ( $\overline{ADV}$ ) input pin.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

Synchronous byte write ( $\overline{SBx}$ ) and synchronous global write ( $\overline{SGW}$ ), and synchronous write enable  $\overline{SW}$  are provided to allow writes to either individual bytes or to all bytes. The four bytes are designated as "a", "b", "c", and "d".  $\overline{SBa}$  controls DQa,  $\overline{SBb}$  controls DQb, and so on. Individual bytes are written if the selected byte writes  $\overline{SBx}$  are asserted with  $\overline{SW}$ . All bytes are written if either  $\overline{SGW}$  is asserted or if all  $\overline{SBx}$  and  $\overline{SW}$  are asserted.

For read cycles, a flow-through SRAM allows output data to simply flow freely from the memory array.

The MCM69F536A operates from a 3.3 V power supply and all inputs and outputs are LVTTTL compatible.

- MCM69F536A-8.5 = 8.5 ns access / 12 ns cycle  
MCM69F536A-9 = 9 ns access / 12 ns cycle  
MCM69F536A-10 = 10 ns access / 15 ns cycle  
MCM69F536A-12 = 12 ns access / 16.6 ns cycle
- Single 3.3 V + 10%, - 5% Power Supply
- $\overline{ADSP}$ ,  $\overline{ADSC}$ , and  $\overline{ADV}$  Burst Control Pins
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Internally Self-Timed Write Cycle
- Byte Write and Global Write Control
- 100 Pin TQFP Package




TQ PACKAGE  
TQFP  
CASE 983A-01

4

BurstRAM is a trademark of Motorola, Inc.  
The PowerPC name is a trademark of IBM Corp., used under license therefrom.  
i960 and Pentium are trademarks of Intel Corp.

REV 1  
4/10/97

FUNCTIONAL BLOCK DIAGRAM



4



## PIN DESCRIPTIONS

Pin Locations	Symbol	Type	Description
85	$\overline{\text{ADSC}}$	Input	Synchronous Address Status Controller: Initiates READ, WRITE or chip deselect cycle
84	$\overline{\text{ADSP}}$	Input	Synchronous Address Status Processor: Initiates READ, WRITE or chip deselect cycle (exception — chip deselect does not occur when $\overline{\text{ADSP}}$ is asserted and $\overline{\text{SE1}}$ is high).
83	$\overline{\text{ADV}}$	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 51, 52, 53, 56, 57, 58, 59, 62, 63 (b) 68, 69, 72, 73, 74, 75, 78, 79, 80 (c) 1, 2, 3, 6, 7, 8, 9, 12, 13 (d) 18, 19, 22, 23, 24, 25, 28, 29, 30	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
86	$\overline{\text{G}}$	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
89	K	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{\text{G}}$ and $\overline{\text{LBO}}$ .
31	$\overline{\text{LBO}}$	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst count (68K/PowerPC). High — interleaved burst count (486/960/Pentium).
32, 33, 34, 35, 44, 45, 46, 47, 48, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
98	$\overline{\text{SE1}}$	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks $\overline{\text{ADSP}}$ or deselects chip when $\overline{\text{ADSC}}$ is asserted.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	$\overline{\text{SE3}}$	Input	Synchronous Chip Enable: Active low for depth expansion.
93, 94, 95, 96 (a) (b) (c) (d)	$\overline{\text{SBx}}$	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b, c, d). $\overline{\text{SGW}}$ overrides $\overline{\text{SBx}}$ .
88	$\overline{\text{SGW}}$	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the $\overline{\text{SBx}}$ and $\overline{\text{SW}}$ signals. If only byte write signals $\overline{\text{SBx}}$ are being used, tie this pin high.
87	$\overline{\text{SW}}$	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{\text{SBx}}$ pins. If only byte write signals $\overline{\text{SBx}}$ are being used, tie this pin low.
4, 11, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91	VCC	Supply	Power Supply: 3.3 V + 10%, - 5%.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	VSS	Supply	Ground.
64	NC	Input	No Connection: There is no connection to the chip. For compatibility reasons, it is recommended that this pin be tied low for system designs that do not have a sleep mode associated with the cache/memory controller. Other vendors' RAMs may have implemented this Sleep Mode (ZZ) feature.
14, 16, 38, 39, 42, 43, 49, 50, 66	NC	—	No Connection: There is no connection to the chip.

**TRUTH TABLE** (See Notes 1 through 4)

Next Cycle	Address Used	$\overline{SE1}$	SE2	$\overline{SE3}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{G}^3$	DQx	Write 2, 4
Deselect	None	1	X	X	X	0	X	X	High-Z	X
Deselect	None	0	X	1	0	X	X	X	High-Z	X
Deselect	None	0	0	X	0	X	X	X	High-Z	X
Deselect	None	X	X	1	1	0	X	X	High-Z	X
Deselect	None	X	0	X	1	0	X	X	High-Z	X
Begin Read	External	0	1	0	0	X	X	0	DQ	READ
Begin Read	External	0	1	0	1	0	X	0	DQ	READ
Continue Read	Next	X	X	X	1	1	0	1	High-Z	READ
Continue Read	Next	X	X	X	1	1	0	0	DQ	READ
Continue Read	Next	1	X	X	X	1	0	1	High-Z	READ
Continue Read	Next	1	X	X	X	1	0	0	DQ	READ
Suspend Read	Current	X	X	X	1	1	1	1	High-Z	READ
Suspend Read	Current	X	X	X	1	1	1	0	DQ	READ
Suspend Read	Current	1	X	X	X	1	1	1	High-Z	READ
Suspend Read	Current	1	X	X	X	1	1	0	DQ	READ
Begin Write	Current	X	X	X	1	1	1	X	High-Z	WRITE
Begin Write	Current	1	X	X	X	1	1	X	High-Z	WRITE
Begin Write	External	0	1	0	1	0	X	X	High-Z	WRITE
Continue Write	Next	X	X	X	1	1	0	X	High-Z	WRITE
Continue Write	Next	1	X	X	X	1	0	X	High-Z	WRITE
Suspend Write	Current	X	X	X	1	1	1	X	High-Z	WRITE
Suspend Write	Current	1	X	X	X	1	1	X	High-Z	WRITE

**NOTES:**

1. X = Don't Care. 1 = logic high. 0 = logic low.
2. Write is defined as either 1) any  $\overline{SBx}$  and  $\overline{SW}$  low or 2)  $\overline{SGW}$  is low.
3.  $\overline{G}$  is an asynchronous signal and is not sampled by the clock K.  $\overline{G}$  drives the bus immediately ( $t_{GLQX}$ ) following  $\overline{G}$  going low.
4. On write cycles that follow read cycles,  $\overline{G}$  must be negated prior to the start of the write cycle to ensure proper write data setup times.  $\overline{G}$  must also remain negated at the completion of the write cycle to ensure proper write data hold times.

**LINEAR BURST ADDRESS TABLE** ( $\overline{LB0} = V_{SS}$ )

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X ... X00	X ... X01	X ... X10	X ... X11
X ... X01	X ... X10	X ... X11	X ... X00
X ... X10	X ... X11	X ... X00	X ... X01
X ... X11	X ... X00	X ... X01	X ... X10

**INTERLEAVED BURST ADDRESS TABLE** ( $\overline{LB0} = V_{CC}$ )

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X ... X00	X ... X01	X ... X10	X ... X11
X ... X01	X ... X00	X ... X11	X ... X10
X ... X10	X ... X11	X ... X00	X ... X01
X ... X11	X ... X10	X ... X01	X ... X00

**WRITE TRUTH TABLE**

Cycle Type	$\overline{SGW}$	$\overline{SW}$	$\overline{SBa}$	$\overline{SBb}$	$\overline{SBc}$	$\overline{SBd}$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte a	H	L	L	H	H	H
Write Byte b	H	L	H	L	H	H
Write Byte c	H	L	H	H	L	H
Write Byte d	H	L	H	H	H	L
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

**ABSOLUTE MAXIMUM RATINGS** (See Note 1)

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	- 0.5 to + 4.6	V
Voltage Relative to $V_{SS}$ for Any Pin Except $V_{CC}$	$V_{in}, V_{out}$	- 0.5 to $V_{CC} + 0.5$	V
Output Current (per I/O)	$I_{out}$	$\pm 20$	mA
Package Power Dissipation (See Note 2)	$P_D$	1.6	W
Temperature Under Bias	$T_{bias}$	- 10 to 85	$^{\circ}C$
Storage Temperature	$T_{stg}$	- 55 to 125	$^{\circ}C$

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

**NOTES:**

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
2. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.

**PACKAGE THERMAL CHARACTERISTICS**

Rating		Symbol	Max	Unit	Notes
Thermal Resistance Junction to Ambient (@ 200 lfm)	Single Layer Board	$R_{\theta JA}$	40	$^{\circ}C/W$	1, 2
	Four Layer Board		25		
Thermal Resistance Junction to Board (Bottom)		$R_{\theta JB}$	17	$^{\circ}C/W$	1, 3
Thermal Resistance Junction to Case (Top)		$R_{\theta JC}$	9	$^{\circ}C/W$	1, 4

**NOTES:**

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.
2. Per SEMI G38-87.
3. Indicates the average thermal resistance between the die and the printed circuit board.
4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).



**DC OPERATING CONDITIONS AND CHARACTERISTICS**  
( $V_{CC} = 3.3\text{ V} + 10\%, -5\%$ ,  $T_J = 20$  to  $110^\circ\text{C}$ , Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS** (Voltages Referenced to  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	3.135	3.3	3.6	V
Operating Temperature	$T_J$	20	—	110	$^\circ\text{C}$
Input Low Voltage	$V_{IL}$	-0.5*	—	0.8	V
Input High Voltage	$V_{IH}$	2.0	—	$V_{CC} + 0.3$	V

\* $V_{IL} \geq -2\text{ V}$  for  $t \leq t_{KHKH}/2$ .

**DC CHARACTERISTICS AND SUPPLY CURRENTS**

Parameter	Symbol	Min	Max	Unit
Input Leakage Current ( $0\text{ V} \leq V_{in} \leq V_{CC}$ ) (Excluding $\overline{LBO}$ )	$I_{kg(I)}$	—	$\pm 1$	$\mu\text{A}$
Output Leakage Current ( $0\text{ V} \leq V_{in} \leq V_{CC}$ )	$I_{kg(O)}$	—	$\pm 1$	$\mu\text{A}$
AC Supply Current (Device Selected, All Outputs Open, All Inputs Toggling at $V_{in} \leq V_{IL}$ or $\geq V_{IH}$ , Cycle Time $\geq t_{KHKH}$ min)	$I_{CCA}$	—	320 320 310 300	mA
CMOS Standby Supply Current (Deselected <sup>1</sup> , Clock (K) Cycle Time $\geq t_{KHKH}$ , All Inputs Toggling at CMOS Levels $V_{in} \leq V_{SS} + 0.2\text{ V}$ or $\geq V_{CC} - 0.2\text{ V}$ )	MCM69F536A-8.5 (83 MHz)	$I_{SB1}$	—	150
	MCM69F536A-9 (83 MHz)			150
	MCM69F536A-10 (66 MHz)			140
	MCM69F536A-12 (60 MHz)			130
Clock Running Supply Current (Deselected <sup>1</sup> , Clock (K) Cycle Time $\geq t_{KHKH}$ , All Other Inputs Held to Static CMOS Levels $V_{in} \leq V_{SS} + 0.2\text{ V}$ or $\geq V_{CC} - 0.2\text{ V}$ )	MCM69F536A-8.5 (83 MHz)	$I_{SB2}$	—	55
	MCM69F536A-9 (83 MHz)			55
	MCM69F536A-10 (66 MHz)			50
	MCM69F536A-12 (60 MHz)			45
Output Low Voltage ( $I_{OL} = 8\text{ mA}$ )	$V_{OL}$	—	0.4	V
Output High Voltage ( $I_{OH} = -4\text{ mA}$ )	$V_{OH}$	2.4	—	V

NOTE: 1. Device in Deselected mode as defined by the Truth Table.

**CAPACITANCE** ( $f = 1.0\text{ MHz}$ ,  $dV = 3.0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Typ	Max	Unit
Input Capacitance	$C_{in}$	—	4	6	pF
Input/Output Capacitance	$C_{I/O}$	—	7	9	pF

**AC OPERATING CONDITIONS AND CHARACTERISTICS**  
 (VCC = 3.3 V + 10%, - 5%, TJ = 20 to 110°C, Unless Otherwise Noted)


Input Timing Measurement Reference Level ..... 1.5 V      Output Timing Reference Level ..... 1.5 V  
 Input Pulse Levels ..... 0 to 3.0 V      Output Load ..... See Figure 1 Unless Otherwise Noted  
 Input Rise/Fall Time ..... 2 ns

**READ/WRITE CYCLE TIMING** (See Notes 1, 2, and 3)

Parameter	Symbol	69F536A-9.5		69F536A-9		69F536A-10		69F536A-12		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Cycle Time	t <sub>KHKH</sub>	12	—	12	—	15	—	16.6	—	ns	
Clock High Pulse Width	t <sub>KHKL</sub>	4	—	4	—	5	—	6	—	ns	
Clock Low Pulse Width	t <sub>KLKH</sub>	4	—	4	—	5	—	6	—	ns	
Clock Access Time	t <sub>KHQV</sub>	—	8.5	—	9	—	10	—	12	ns	4
Output Enable to Output Valid	t <sub>GLQV</sub>	—	5	—	5	—	5	—	6	ns	4
Clock High to Output Active	t <sub>KHQX1</sub>	0	—	0	—	0	—	0	—	ns	4
Clock High to Output Change	t <sub>KHQX2</sub>	3	—	3	—	3	—	3	—	ns	4
Output Enable to Output Active	t <sub>GLQX</sub>	0	—	0	—	0	—	0	—	ns	4
Output Disable to Q High-Z	t <sub>GHQZ</sub>	—	5	—	5	—	5	—	6	ns	5
Clock High to Q High-Z	t <sub>KHQZ</sub>	3	5	3	5	3	5	3	6	ns	5
Setup Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	t <sub>ADKH</sub> t <sub>ADSKH</sub> t <sub>DVKH</sub> t <sub>WVKH</sub> t <sub>EVKH</sub>	2.5	—	2.5	—	2.5	—	2.5	—	ns	
Hold Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	t <sub>KHAX</sub> t <sub>KHADSX</sub> t <sub>KHDX</sub> t <sub>KHWX</sub> t <sub>KHEX</sub>	0.5	—	0.5	—	0.5	—	0.5	—	ns	


**NOTES:**

- Write is defined as either any  $\overline{SBx}$  and  $\overline{SW}$  low or  $\overline{SGW}$  is low. Chip Enable is defined as  $\overline{SE1}$  low,  $\overline{SE2}$  high and  $\overline{SE3}$  low whenever  $\overline{ADSP}$  or  $\overline{ADSC}$  is asserted.
- All read and write cycle timings are referenced from K or  $\overline{G}$ .
- $\overline{G}$  is a don't care after write cycle begins. To prevent bus contention,  $\overline{G}$  should be negated prior to start of write cycle.
- Tested per AC Test Load (See Figure 1).
- Measured at  $\pm 200$  mV from steady state.



**Figure 1. AC Test Loads**

READ/WRITE CYCLES



NOTE:  $\overline{E}$  low = SE2 high and SE3 low.  
 $\overline{W}$  low = SGW low and/or SW and SBX low.

## APPLICATION INFORMATION

The MCM69F536A BurstRAM is a high speed synchronous SRAM that is intended for use primarily in secondary or level two (L2) cache memory applications. L2 caches are found in a variety of classes of computers – from the desktop personal computer to the high-end servers and transaction processing machines. For simplicity, the majority of L2 caches today are direct mapped and are single bank implementations. These caches tend to be designed for bus speeds in the range of 33 to 66 MHz. At these bus rates, flow-through (non-pipelined) BurstRAMs can be used since their access times meet the speed requirements for a minimum-latency, zero-wait state L2 cache interface. Latency is a measure (time) of “dead” time the memory system exhibits as a result of a memory request.

For those applications that demand bus operation at greater than 66 MHz or multi-bank L2 caches at 66 MHz, the pipelined (register/register) version of the 32Kx36 BurstRAM (MCM69P536) allows the designer to maintain zero-wait state operation. Multiple banks of BurstRAMs create additional bus loading and can cause the system to otherwise miss its timing requirements. The access time (clock-to-valid-data) of a pipelined BurstRAM is inherently faster than a non-pipelined device by a few nanoseconds. This does not come without cost. The cost is latency – “dead” time.

For L2 cache designs that must minimize both latency and wait states, flow-through BurstRAMs are the best choice in achieving the highest performance in L2 cache design.

### FUNCTIONAL EQUIVALENT

The following describes the configuration of the MCM69F536A as a functional equivalent to a 5 V BurstRAM. A migration from 5 V BurstRAMs to 3.3 V BurstRAMs (e.g. MCM69F536A) can be somewhat confusing due to functional and pinout differences. Because the 3.3 V devices offer more pins than the 5 V PLCC devices, it is no longer necessary to supply multiple part numbers for the different burst, address

pipeline support (“H” part), etc. options. A single MCM69F536A device can replace two of the 5 V 32Kx18 devices or replace four of the 5 V 32Kx9 devices. Below is a table that lists control pins on the MCM69F536A that can be tied off to either 3.3 V or ground in order to satisfy the migration to this 3.3 V RAM.

### CONTROL PIN TIE VALUES ( $H \geq V_{IH}$ , $L \leq V_{IL}$ )

5 V Device Numbers	ADSP	ADSC	ADV	SE1	LBO
MCM62486B	—	—	—	L	H
MCM62940B	—	—	—	L	L
MCM67B518	—	—	—	L	H
MCM67H518	—	—	—	—	H
MCM67M518	—	—	—	L	L

NOTE: If no tie value is given, then the pin should be used as it was intended on the 5 V device.

### NON-BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for 68K-, PowerPC-, 486-, i960, and Pentium - based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM69F536A. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figure 2.

### CONTROL PIN TIE VALUES ( $H \geq V_{IH}$ , $L \leq V_{IL}$ )

Desired Operation	ADSP	ADSC	ADV	SE1	LBO
Sync Non-Burst, Flow-Through SRAM	H	L	H	L	X

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.





Figure 2. Configured as Non-Burst Synchronous SRAM



**ORDERING INFORMATION**  
**(Order by Full Part Number)**



**4**