

| HIGH PERFORMANCE | 25 | 28 | 30 | 35 | 40 |
|--|-----------|-----------|-----------|-----------|-----------|
| Max. RAS Access Time, (t _{RAC}) | 25 ns | 28 ns | 30 ns | 35 ns | 40 ns |
| Max. Column Address Access Time, (t _{CAA}) | 13 ns | 15 ns | 16 ns | 18 ns | 20 ns |
| Min. Extended Data Out Mode Cycle Time, (t _{PC}) | 10 ns | 11 ns | 12 ns | 14 ns | 15 ns |
| Min. Read/Write Cycle Time, (t _{RC}) | 45 ns | 50 ns | 60 ns | 70 ns | 75 ns |

Features

- 256K x 16-bit organization
- EDO Page Mode for a sustained data rate of 100 MHz
- RAS access time: 25, 28, 30, 35, 40 ns
- Dual CAS Inputs
- Low power dissipation
- Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh
- Optional Self Refresh (V53C16258SH)
- Refresh Interval: 512 cycles/8 ms
- Available in 40-pin 400 mil SOJ and 40/44L-pin 400 mil TSOP-II packages
- Single +5V ±10% Power Supply
- TTL Interface

Description


The V53C16258H is a high speed 262,144 x 16 bit high performance CMOS dynamic random access memory. The V53C16258H offers a combination of unique features including: EDO Page Mode operation for higher sustained bandwidth with Page Mode cycle times as short as 10ns. All inputs are TTL compatible. Input and output capacitance is significantly lowered to increase performance and minimize loading. These features make the V53C16258H ideally suited for a wide variety of high performance computer systems and peripheral applications.

Device Usage Chart

| Operating Temperature Range | Package Outline | | Access Time (ns) | | | | | Power | Temperature Mark |
|-----------------------------|-----------------|---|------------------|----|----|----|----|-------|------------------|
| | K | T | 25 | 28 | 30 | 35 | 40 | Std. | |
| 0°C to 70°C | • | • | • | • | • | • | • | • | Blank |
| -40°C to +85°C | • | • | • | • | • | • | • | • | I |

| Part Name | Self Refresh | Supply Voltage | Package | Speed |
|----------------|--------------------------------------|----------------|---------|----------------|
| V53C16258HKxx | No Self Refresh | 5V | SOJ | 25/28/30/35/40 |
| V53C16258HTxx | No Self Refresh | 5V | TSOP | 25/28/30/35/40 |
| V53C16258SHKxx | Optional Standard Self Refresh (8ms) | 5V | SOJ | 25/28/30/35/40 |
| V53C16258SHTxx | Optional Standard Self Refresh (8ms) | 5V | TSOP | 25/28/30/35/40 |


**40-Pin SOJ
PIN CONFIGURATION
Top View**



16258H-02


Pin Names

| | |
|-------------------------------------|--|
| A ₀ -A ₃ | Address Inputs |
| RAS | Row Address Strobe |
| UCAS | Column Address Strobe/Upper Byte Control |
| LCAS | Column Address Strobe/Lower Byte Control |
| WE | Write Enable |
| OE | Output Enable |
| I/O ₁ -I/O ₁₆ | Data Input, Output |
| V _{cc} | +5V Supply |
| V _{ss} | 0V Supply |
| NC | No Connect |



16258H-01

**40/44 Pin Plastic TSOP-II
PIN CONFIGURATION
Top View**



16258H-03

Absolute Maximum Ratings*

Ambient Temperature
 Under Bias -10°C to +80°C
 Storage Temperature (plastic) -55°C to +125°C
 Voltage Relative to V_{SS} -1.0 V to +7.0 V
 Data Output Current 50 mA
 Power Dissipation 1.0 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.


Capacitance*

T_A = 25°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V

| Symbol | Parameter | Typ. | Max. | Unit |
|------------------|-------------------|------|------|------|
| C _{IN1} | Address Input | 3 | 4 | pF |
| C _{IN2} | RAS, CAS, WE, OE | 4 | 5 | pF |
| C _{OUT} | Data Input/Output | 5 | 7 | pF |

* Note: Capacitance is sampled and not 100% tested

Block Diagram



DC and Operating Characteristics (1-2)

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, unless otherwise specified.

| Symbol | Parameter | Access Time | V53C16258H | | | Unit | Test Conditions | Notes |
|-----------|--|-------------|------------|------|--------------|---------------|---|-------|
| | | | Min. | Typ. | Max. | | | |
| I_{LI} | Input Leakage Current (any input pin) | | -10 | | 10 | μA | $V_{SS} \leq V_{IN} \leq V_{CC}$ | |
| I_{LO} | Output Leakage Current (for High-Z State) | | -10 | | 10 | μA | $V_{SS} \leq V_{OUT} \leq V_{CC}$ RAS, CAS at V_{IH} | |
| I_{CC1} | V _{CC} Supply Current, Operating | 25 | | | 260 | mA | $t_{RC} = t_{RC}(\text{min.})$ | 1, 2 |
| | | 28 | | | 240 | | | |
| | | 30 | | | 200 | | | |
| | | 35 | | | 190 | | | |
| | | 40 | | | 180 | | | |
| I_{CC2} | V _{CC} Supply Current, TTL Standby | | | | 2 | mA | RAS, CAS at V_{IH} other inputs $\geq V_{SS}$ | |
| I_{CC3} | V _{CC} Supply Current, RAS-Only Refresh | 25 | | | 260 | mA | $t_{RC} = t_{RC}(\text{min.})$ | 2 |
| | | 28 | | | 240 | | | |
| | | 30 | | | 200 | | | |
| | | 35 | | | 190 | | | |
| | | 40 | | | 180 | | | |
| I_{CC4} | V _{CC} Supply Current, EDO Page Mode Operation | 25 | | | 200 | mA | Minimum Cycle | 1, 2 |
| | | 28 | | | 180 | | | |
| | | 30 | | | 140 | | | |
| | | 35 | | | 130 | | | |
| | | 40 | | | 120 | | | |
| I_{CC5} | V _{CC} Supply Current, Standby, Output Enabled other inputs $\geq V_{SS}$ | | | | 2 | mA | RAS = V_{IH} , CAS = V_{IL} | 1 |
| I_{CC6} | V _{CC} Supply Current, CMOS Standby | | | | 1 | mA | RAS $\geq V_{CC} - 0.2\text{ V}$, CAS $\geq V_{CC} - 0.2\text{ V}$, All other inputs $\geq V_{SS}$ | |
| I_{CC7} | Self Refresh Current | | | | 400 | μA | CBR Cycle with $t_{RAS} \geq t_{RASS}$ (Min.) and CAS = V_{IL} ; WE = $V_{CC} - 0.2\text{ V}$; A ₀ -A ₈ and D _{IN} = $V_{CC} - 0.2\text{ V}$ | |
| V_{CC} | Supply Voltage | | 4.5 | 5.0 | 5.5 | V | | |
| V_{IL} | Input Low Voltage | | -1 | | 0.8 | V | | 3 |
| V_{IH} | Input High Voltage | | 2.4 | | $V_{CC} + 1$ | V | | 3 |
| V_{OL} | Output Low Voltage | | | | 0.4 | V | $I_{OL} = 2\text{ mA}$ | |
| V_{OH} | Output High Voltage | | 2.4 | | | V | $I_{OH} = -2\text{ mA}$ | |

AC Characteristics

T_A = 0°C to 70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0V unless otherwise noted

AC Test conditions, input pulse levels 0 to 3V

| # | Symbol | Parameter | 25 (100 MHz) | | 28 (90 MHz) | | 30 | | 35 | | 40 | | Unit | Notes |
|----|----------------------|--|--------------|------|-------------|------|------|------|------|------|------|------|------|----------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| 1 | t _{RAS} | RAS Pulse Width | 25 | 75K | 8 | 75K | 30 | 75K | 35 | 75K | 40 | 75K | ns | |
| 2 | t _{RC} | Read or Write Cycle Time | 45 | | 50 | | 60 | | 70 | | 75 | | ns | |
| 3 | t _{RP} | RAS Precharge Time | 15 | | 17 | | 20 | | 25 | | 25 | | ns | |
| 4 | t _{CSH} | CAS Hold Time | 25 | | 28 | | 30 | | 35 | | 40 | | ns | |
| 5 | t _{CAS} | CAS Pulse Width | 4 | | 5 | | 5 | | 6 | | 7 | | ns | |
| 6 | t _{RCD} | RAS to CAS Delay | 10 | 17 | 11 | 19 | 12 | 20 | 13 | 24 | 15 | 28 | ns | 4 |
| 7 | t _{RCS} | Read Command Setup Time | 0 | | 0 | | 0 | | 0 | | 0 | | ns | |
| 8 | t _{ASR} | Row Address Setup Time | 0 | | 0 | | 0 | | 0 | | 0 | | ns | |
| 9 | t _{RAH} | Row Address Hold Time | 4 | | 5 | | 5 | | 6 | | 7 | | ns | |
| 10 | t _{ASC} | Column Address Setup Time | 0 | | 0 | | 0 | | 0 | | 0 | | ns | |
| 11 | t _{CAH} | Column Address Hold Time | 4 | | 5 | | 5 | | 5 | | 5 | | ns | |
| 12 | t _{RSH (R)} | RAS Hold Time (Read Cycle) | 7 | | 8 | | 9 | | 10 | | 10 | | ns | |
| 13 | t _{CRP} | CAS to RAS Precharge Time | 5 | | 5 | | 5 | | 5 | | 5 | | ns | |
| 14 | t _{RCH} | Read Command Hold Time Referenced to CAS | 0 | | 0 | | 0 | | 0 | | 0 | | ns | 5 |
| 15 | t _{RRH} | Read Command Hold Time Referenced to RAS | 0 | | 0 | | 0 | | 0 | | 0 | | ns | 5 |
| 16 | t _{ROH} | RAS Hold Time Referenced to OE | 4 | | 5 | | 6 | | 7 | | 8 | | ns | |
| 17 | t _{OAC} | Access Time from OE | | 8 | | 9 | | 10 | | 11 | | 12 | ns | 12 |
| 18 | t _{CAC} | Access Time from CAS | | 8 | | 9 | | 10 | | 11 | | 12 | ns | 6, 7, 14 |
| 19 | t _{RAC} | Access Time from RAS | | 25 | | 28 | | 30 | | 35 | | 40 | ns | 6, 8, 9 |
| 20 | t _{CAA} | Access Time from Column Address | | 13 | | 15 | | 16 | | 18 | | 20 | ns | 6, 7, 10 |
| 21 | t _{LZ} | OE or CAS to Low-Z Output | 0 | | 0 | | 0 | | 0 | | 0 | | ns | 16 |
| 22 | t _{HZ} | OE or CAS to High-Z Output | 0 | 5 | 0 | 5 | 0 | 5 | 0 | 6 | 0 | 6 | ns | 16 |
| 23 | t _{AR} | Column Address Hold Time from RAS | 19 | | 21 | | 23 | | 25 | | 30 | | ns | |
| 24 | t _{RAD} | RAS to Column Address Delay Time | 8 | 13 | 8 | 14 | 9 | 14 | 10 | 17 | 12 | 20 | ns | 11 |
| 25 | t _{RSH (W)} | RAS or CAS Hold Time in Write Cycle | 7 | | 8 | | 9 | | 10 | | 10 | | ns | |
| 26 | t _{CWL} | Write Command to CAS Lead Time | 5 | | 5 | | 7 | | 8 | | 10 | | ns | |
| 27 | t _{WCS} | Write Command Setup Time | 0 | | 0 | | 0 | | 0 | | 0 | | ns | 12, 13 |
| 28 | t _{WCH} | Write Command Hold Time | 4 | | 5 | | 5 | | 5 | | 5 | | ns | |

AC Characteristics (Cont'd)

| # | Symbol | Parameter | 25 (100 MHz) | | 28 (90 MHz) | | 30 | | 35 | | 40 | | Unit | Notes |
|----|------------------|---|--------------|------|-------------|------|------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| 29 | t _{WP} | Write Pulse Width | 4 | | 5 | | 5 | | 5 | | 5 | | ns | |
| 30 | t _{WCR} | Write Command Hold Time from RAS | 19 | | 21 | | 23 | | 25 | | 30 | | ns | |
| 31 | t _{RWL} | Write Command to RAS Lead Time | 7 | | 8 | | 9 | | 10 | | 10 | | ns | |
| 32 | t _{DS} | Data in Setup Time | 0 | | 0 | | 0 | | 0 | | 0 | | ns | 14 |
| 33 | t _{DH} | Data in Hold Time | 4 | | 5 | | 5 | | 5 | | 5 | | ns | 14 |
| 34 | t _{WOH} | Write to OE Hold Time | 5 | | 5 | | 5 | | 5 | | 6 | | ns | 14 |
| 35 | t _{OED} | OE to Data Delay Time | 5 | | 5 | | 5 | | 5 | | 6 | | ns | 14 |
| 36 | t _{RWC} | Read-Modify-Write Cycle Time | 67 | | 73 | | 79 | | 90 | | 95 | | ns | |
| 37 | t _{RRW} | Read-Modify-Write Cycle RAS Pulse Width | 46 | | 50 | | 53 | | 59 | | 64 | | ns | |
| 38 | t _{CWD} | CAS to WE Delay | 19 | | 20 | | 21 | | 23 | | 25 | | ns | 12 |
| 39 | t _{RWD} | RAS to WE Delay In Read-Modify-Write Cycle | 36 | | 39 | | 41 | | 46 | | 51 | | ns | 12 |
| 40 | t _{CRW} | CAS Pulse Width (RMW) | 27 | | 28 | | 31 | | 34 | | 38 | | ns | |
| 41 | t _{AWD} | Col. Address to WE Delay | 24 | | 26 | | 27 | | 29 | | 31 | | ns | 12 |
| 42 | t _{PC} | EDO Fast Page Mode Read or Write Cycle Time | 10 | | 11 | | 12 | | 14 | | 15 | | ns | |
| 43 | t _{CP} | CAS Precharge Time | 3 | | 3 | | 3 | | 4 | | 5 | | ns | |
| 44 | t _{CAR} | Column Address to RAS Setup Time | 13 | | 15 | | 16 | | 18 | | 20 | | ns | |
| 45 | t _{CAP} | Access Time from Column Precharge | | 15 | | 17 | | 18 | | 20 | | 22 | ns | 7 |
| 46 | t _{DHR} | Data in Hold Time Referenced to RAS | 19 | | 21 | | 23 | | 25 | | 30 | | ns | |
| 47 | t _{CSR} | CAS Setup Time CAS-before-RAS Refresh | 5 | | 5 | | 7 | | 8 | | 10 | | ns | |
| 48 | t _{RPC} | RAS to CAS Precharge Time | 0 | | 0 | | 0 | | 0 | | 0 | | ns | |
| 49 | t _{CHR} | CAS Hold Time CAS-before-RAS Refresh | 6 | | 7 | | 7 | | 8 | | 8 | | ns | |
| 50 | t _{PCM} | EDO Page Mode Read-Modify-Write Cycle Time | 35 | | 37 | | 40 | | 43 | | 47 | | ns | |
| 51 | t _{COH} | Output Hold After CAS Low | 4 | | 5 | | 5 | | 5 | | 5 | | ns | |
| 52 | t _{OES} | OE Low to CAS High Setup Time | 3 | | 3 | | 3 | | 3 | | 3 | | ns | |
| 53 | t _{OEH} | OE Hold Time from WE during Read-Modify Write Cycle | 5 | | 5 | | 5 | | 5 | | 5 | | ns | |

AC Characteristics (Cont'd)

| # | Symbol | Parameter | 25 (100 MHz) | | 28 (90 MHz) | | 30 | | 35 | | 40 | | Unit | Notes |
|------------------------------|-------------------|--|--------------|------|-------------|------|------|------|------|------|------|------|---------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| 54 | t _{OE} | \overline{OE} High Pulse Width | 4 | | 4 | | 5 | | 8 | | 10 | | ns | |
| 55 | t _T | Transition Time (Rise and Fall) | 1.5 | 50 | 1.5 | 50 | 1.5 | 50 | 1.5 | 50 | 1.5 | 50 | ns | 15 |
| 56 | t _{REF} | Refresh Interval (512 Cycles) | | 8 | | 8 | | 8 | | 8 | | 8 | ms | 17 |
| Optional Self Refresh | | | | | | | | | | | | | | |
| 57 | t _{RASS} | \overline{RAS} Pulse Width During Self Refresh | 100 | | 100 | | 100 | | 100 | | 100 | | μ s | 18 |
| 58 | t _{RPS} | \overline{RAS} Precharge Time During Self Refresh | 100 | | 100 | | 100 | | 100 | | 100 | | ns | 18 |
| 59 | t _{CHS} | \overline{CAS} Hold Time Width During Self Refresh | 100 | | 100 | | 100 | | 100 | | 100 | | ns | 18 |
| 60 | t _{CHD} | \overline{CAS} Low Time During Self Refresh | 100 | | 100 | | 100 | | 100 | | 100 | | μ s | 18 |

Notes:

1. I_{CC} is dependent on output loading when the device output is selected. Specified I_{CC} (max.) is measured with the output open.
2. I_{CC} is dependent upon the number of address transitions. Specified I_{CC} (max.) is measured with a maximum of two transitions per address cycle in EDO Page Mode.
3. Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) \geq V_{SS} and V_{IH} (max.) \leq V_{CC}.
4. t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC}.
5. Either t_{RRH} or t_{RCH} must be satisfied for a Read Cycle to occur.
6. Measured with a load equivalent to one TTL input and 50 pF.
7. Access time is determined by the longest of t_{CAA}, t_{CAC} and t_{CAP}.
8. Assumes that t_{RAD} \leq t_{RAD} (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
9. Assumes that t_{RCD} \leq t_{RCD} (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
10. Assumes that t_{RAD} \geq t_{RAD} (max.).
11. Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC}.
12. t_{WCS}, t_{RWD}, t_{AWD} and t_{CWD} are not restrictive operating parameters.
13. t_{WCS} (min.) must be satisfied in an Early Write Cycle.
14. t_{DS} and t_{DH} are referenced to the latter occurrence of \overline{CAS} or \overline{WE} .
15. t_T is measured between V_{IH} (min.) and V_{IL} (max.). AC-measurements assume t_T = 3 ns.
16. Assumes a three-state test load (5 pF and a 500 Ohm Thevenin equivalent).
17. An initial 200 μ s pause and 8 \overline{RAS} -containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
18. One CBR refresh or complete set of row refresh cycles must be completed upon exiting Self Refresh Mode.


Truth Table

| Function | RAS | LCAS | UCAS | WE | OE | ADDRESS | I/O | Notes |
|---------------------------|-------|------|------|-----|-----|---------|--|-------|
| Standby | H | H | H | X | X | X | High-Z | |
| Read: Word | L | L | L | H | L | ROW/COL | Data Out | |
| Read: Lower Byte | L | L | H | H | L | ROW/COL | Lower Byte, Data-Out Upper Byte, High-Z | |
| Read: Upper Byte | L | H | L | H | L | ROW/COL | Lower Byte, High-Z Upper Byte, Data-Out | |
| Write: Word (Early-Write) | L | L | L | L | X | ROW/COL | Data-In | |
| Write: Lower Byte (Early) | L | L | H | L | X | ROW/COL | Lower Byte, Data-In Upper Byte, High-Z | |
| Read: Upper Byte (Early) | L | H | L | L | X | ROW/COL | Lower Byte, High-Z Upper Byte, Data-In | |
| Read-Write | L | L | L | H→L | L→H | ROW/COL | Data-Out, Data-In | 1, 2 |
| EDO Page-Mode Read | L | H→L | H→L | H | L | COL | Data-Out | 2 |
| EDO Page-Mode Write | L | H→L | H→L | L | X | COL | Data-In | 2 |
| EDO Page-Mode Read-Write | L | H→L | H→L | H→L | L→H | COL | Data-Out, Data-In | 1, 2 |
| Hidden Refresh Read | L→H→L | L | L | H | L | ROW/COL | Data-Out | 2 |
| RAS-Only Refresh | L | H | H | X | X | ROW | High-Z | |
| CBR Refresh | H→L | L | L | X | X | X | High-Z | 3 |
| Self Refresh | H→L | L | H | X | X | X | High-Z | |

Notes:


1. Byte Write cycles $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active.
2. Byte Read cycles $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active.
3. Only one of the two $\overline{\text{CAS}}$ must be active ($\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$).

Waveforms of Read Cycle



16258H-05


Waveforms of Early Write Cycle



16258H-06


Don't Care Undefined

Waveforms of \overline{OE} -Controlled Write Cycle



16258H-07


Waveforms of Read-Modify-Write Cycle




16258H-08

Don't Care Undefined

Waveforms of EDO Page Mode Read-Write Cycle




Waveforms of RAS-Only Refresh Cycle



NOTE: \overline{WE} , \overline{OE} = Don't care


Don't Care Undefined

Waveforms of CAS-before-RAS Refresh Counter Test Cycle



16258H-13

Waveforms of CAS-before-RAS Refresh Cycle



16258H-14

NOTE: \overline{WE} , \overline{OE} , A_0-A_8 = Don't care




Don't Care




Undefined

Waveforms of Hidden Refresh Cycle (Read)



16258H-15


Waveforms of Hidden Refresh Cycle (Write)




16258H-16

Diagonal lines: Don't Care
 X-hatched: Undefined

Waveforms of EDO-Page-Mode Read-Early-Write Cycle (Pseudo Read-Modify-Write)



Waveforms of Self Refresh Cycle



16258L 05

Don't Care Undefined

Functional Description

The V53C16258H is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C16258H reads and writes data by multiplexing an 18-bit address into a 9-bit row and a 9-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay time from RAS to CAS has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing RAS low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t_{RP}/t_{CP} has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable (WE) signal High during a RAS/CAS operation. The column address must be held for a minimum specified by t_{AR} . Data Out becomes valid only when t_{OAC} , t_{RAC} , t_{CAA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{CAA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

Write Cycle

A Write Cycle is performed by taking WE and CAS low during a RAS operation. The column address is latched by CAS. The Write Cycle can be WE controlled or CAS controlled depending on whether WE or CAS falls later. Consequently, the input data must be valid at or before the falling edge of WE or CAS, whichever occurs last. In the CAS-controlled Write Cycle, when the leading edge of WE occurs prior to the CAS low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with RAS or CAS will maintain the output in the High-Z state.

In the WE controlled Write Cycle, OE must be in the high state and t_{OED} must be satisfied.

Extended Data Output Page Mode

EDO Page operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while CAS is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of CAS, eliminating t_{ASC} and t_T from the critical timing path. CAS latches the address into the column address buffer. During EDO operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Hyper Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of CAS, the access time is referenced to the CAS rising edge and is specified by t_{CAP} . If the column address is valid after the rising CAS edge, access is timed from the occurrence of a valid address and is specified by t_{CAA} . In both cases, the falling edge of CAS latches the address and enables the output.

EDO provides a sustained data rate of 83 MHz for applications that require high bandwidth such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

$$\text{Data Rate} = \frac{512}{t_{RC} + 511 \times t_{PC}}$$

Self Refresh

Self Refresh mode provides internal refresh control signals to the DRAM during extended periods of inactivity. Device operation in this mode provides additional power savings and design ease by elimination of external refresh control signals. Self Refresh mode is initiated with a CAS before RAS (CBR) Refresh cycle, holding both RAS low (t_{RASS}) and CAS low (t_{CHD}) for a specified period. Both of these parameters are specified with minimum values to guarantee entry into Self Refresh operation. Once the device has been placed in to Self Refresh mode the CAS clock is no longer required to maintain Self Refresh operation.

The Self Refresh mode is terminated by returning the $\overline{\text{RAS}}$ clock to a high level for a specified (t_{RPS}) minimum time. After termination of the Self Refresh cycle normal accesses to the device may be initiated immediately, providing that subsequent refresh cycles utilize the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) mode of operation.

Data Output Operation

The V53C16258H Input/Output is controlled by $\overline{\text{OE}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and $\overline{\text{RAS}}$. A $\overline{\text{RAS}}$ low transition enables the transfer of data to and from the selected row address in the Memory Array. A $\overline{\text{RAS}}$ high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a $\overline{\text{RAS}}$ low transition, a $\overline{\text{CAS}}$ low transition or $\overline{\text{CAS}}$ low level enables the internal I/O path. A $\overline{\text{CAS}}$ high transition or a $\overline{\text{CAS}}$ high level disables the I/O path and the output driver if it is enabled. A $\overline{\text{CAS}}$ low transition while $\overline{\text{RAS}}$ is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding $\overline{\text{OE}}$ high. The $\overline{\text{OE}}$ signal has no effect on any data stored in the output latches. A $\overline{\text{WE}}$ low level can also disable the output drivers when $\overline{\text{CAS}}$ is low. During a Write cycle, if $\overline{\text{WE}}$ goes low at a time in relationship to $\overline{\text{CAS}}$ that would normally cause the outputs to be active, it is necessary to use $\overline{\text{OE}}$ to disable the output drivers prior to the $\overline{\text{WE}}$ low transition to allow Data In Setup Time (t_{DS}) to be satisfied.

Power-On

After application of the V_{CC} supply, an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).


During Power-On, the V_{CC} current requirement of the V53C16258H is dependent on the input levels of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. If $\overline{\text{RAS}}$ is low during Power-On, the device will go into an active cycle and I_{CC} will exhibit current transients. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} or be held at a valid V_{IH} during Power-On to avoid current surges.

Table 1. V53C16258H Data Output Operation for Various Cycle Types

| Cycle Type | I/O State |
|--|---|
| Read Cycles | Data from Addressed Memory Cell |
| $\overline{\text{CAS}}$ -Controlled Write Cycle (Early Write) | High-Z |
| $\overline{\text{WE}}$ -Controlled Write Cycle (Late Write) | $\overline{\text{OE}}$ Controlled. High $\overline{\text{OE}}$ = High-Z I/Os |
| Read-Modify-Write Cycles | Data from Addressed Memory Cell |
| EDO Read Cycle | Data from Addressed Memory Cell |
| EDO Write Cycle (Early Write) | High-Z |
| EDO Read-Modify-Write Cycle | Data from Addressed Memory Cell |
| $\overline{\text{RAS}}$ -only Refresh | High-Z |
| $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle | Data remains as in previous cycle |
| $\overline{\text{CAS}}$ -only Cycles | High-Z |

Package Outlines

40-Pin Plastic SOJ



40/44L-Pin TSOP-II

