

HM514280A/AL, HM51S4280A/AL Series Preliminary

262,144-Word x 18-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514280A/AL are CMOS dynamic RAM organized as 262,144-word x 18-bit. HM514280A/AL have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514280A/AL offer fast page mode as a high speed access mode.

Multiplexed address input permits the HM514280A/AL to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP and standard 400 mil 40-pin plastic TSOPII.

Internal refresh timer enables HM51S4280A/AL self refresh operation.

■ ORDERING INFORMATION

| Part No. | Access Time | Package |
|-----------------|-------------|----------------|
| HM514280AJ-7 | 70 ns | 400 mil 40-pin |
| HM514280AJ-8 | 80 ns | Plastic SOJ |
| HM514280AJ-10 | 100 ns | (CP-40D) |
| HM514280AZ-7 | 70 ns | 475 mil 40-pin |
| HM514280AZ-8 | 80 ns | Plastic ZIP |
| HM514280AZ-10 | 100 ns | (ZP-40) |
| HM514280ATT-7 | 70 ns | 400 mil 40-pin |
| HM514280ATT-8 | 80 ns | Plastic TSOPII |
| HM514280ATT-10 | 100 ns | (TTP-40DB) |
| HM514280ARR-7 | 70 ns | 400 mil 40-pin |
| HM514280ARR-8 | 80 ns | Plastic TSOPII |
| HM514280ARR-10 | 100 ns | (TTP-40DB) |
| HM514280ALJ-7 | 70 ns | 400 mil 40-pin |
| HM514280ALJ-8 | 80 ns | Plastic SOJ |
| HM514280ALJ-10 | 100 ns | (CP-40D) |
| HM514280ALZ-7 | 70 ns | 475 mil 40-pin |
| HM514280ALZ-8 | 80 ns | Plastic ZIP |
| HM514280ALZ-10 | 100 ns | (ZP-40) |
| HM514280ALTT-7 | 70 ns | 400 mil 40-pin |
| HM514280ALTT-8 | 80 ns | Plastic TSOPII |
| HM514280ALTT-10 | 100 ns | (TTP-40DB) |
| HM514280ALRR-7 | 70 ns | 400 mil 40-pin |
| HM514280ALRR-8 | 80 ns | Plastic TSOPII |
| HM514280ALRR-10 | 100 ns | (TTP-40DB) |

■ FEATURES



- Single 5V (±10%)
- High Speed
 - Access Time 70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 825 mW/770 mW/688 mW (max)
 - Standby Mode 11 mW (max)
 - 1.1 mW (max) (L-Version)
- Fast Page Mode Capability
- 512 Refresh Cycles 8 ms
 - 128 ms (L-Version)
- 2 $\overline{\text{CAS}}$ Byte Control
- 2 Variations of Refresh
 - $\overline{\text{RAS}}$ Only Refresh
 - $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
- Battery Back-up Operation (L-Version)
- Self-Refresh Operation (HM51S4280A/AL)

2

| Part No. | Access Time | Package |
|------------------|-------------|----------------|
| HM51S4280AJ-7 | 70 ns | 400 mil 40-pin |
| HM51S4280AJ-8 | 80 ns | Plastic SOJ |
| HM51S4280AJ-10 | 100 ns | (CP-40D) |
| HM51S4280AZ-7 | 70 ns | 475 mil 40-pin |
| HM51S4280AZ-8 | 80 ns | Plastic ZIP |
| HM51S4280AZ-10 | 100 ns | (ZP-40) |
| HM51S4280ATT-7 | 70 ns | 400 mil 40-pin |
| HM51S4280ATT-8 | 80 ns | Plastic TSOPII |
| HM51S4280ATT-10 | 100 ns | (TTP-40DB) |
| HM51S4280ARR-7 | 70 ns | 400 mil 40-pin |
| HM51S4280ARR-8 | 80 ns | Plastic TSOPII |
| HM51S4280ARR-10 | 100 ns | (TTP-40DB) |
| HM51S4280ALJ-7 | 70 ns | 400 mil 40-pin |
| HM51S4280ALJ-8 | 80 ns | Plastic SOJ |
| HM51S4280ALJ-10 | 100 ns | (CP-40D) |
| HM51S4280ALZ-7 | 70 ns | 475 mil 40-pin |
| HM51S4280ALZ-8 | 80 ns | Plastic ZIP |
| HM51S4280ALZ-10 | 100 ns | (ZP-40) |
| HM51S4280ALTT-7 | 70 ns | 400 mil 40-pin |
| HM51S4280ALTT-8 | 80 ns | Plastic TSOPII |
| HM51S4280ALTT-10 | 100 ns | (TTP-40DB) |
| HM51S4280ALRR-7 | 70 ns | 400 mil 40-pin |
| HM51S4280ALRR-8 | 80 ns | Plastic TSOPII |
| HM51S4280ALRR-10 | 100 ns | (TTP-40DB) |

HITACHI®

■ PIN ARRANGEMENT




■ PIN DESCRIPTION

| Pin Name | Function |
|-------------------------------------|---|
| A ₀ -A ₈ | Address Input —Row Address A ₀ -A ₈ —Column Address A ₀ -A ₈ —Refresh Address A ₀ -A ₈ |
| I/O ₀ -I/O ₁₇ | Data-in/Data-out |
| RAS | Row Address Strobe |
| UCAS, LCAS | Column Address Strobe |
| WE | Read/Write Enable |
| OE | Output Enable |
| V _{CC} | Power (+ 5V) |
| V _{SS} | Ground |

■ BLOCK DIAGRAM

2



00136-5

TRUTH TABLE

| Inputs | | | | | I/O | | Operation |
|--------|------|------|----|----|------------------------------------|-------------------------------------|-----------------------------------|
| RAS | LCAS | UCAS | WE | OE | I/O ₀ -I/O ₈ | I/O ₉ -I/O ₁₇ | |
| H | H | H | H | H | High-Z | High-Z | Standby |
| L | H | H | H | H | High-Z | High-Z | Refresh |
| L | L | H | H | L | Dout | High-Z | Lower Byte Read |
| L | H | L | H | L | High-Z | Dout | Upper Byte Read |
| L | L | L | H | L | Dout | Dout | Word Read |
| L | L | H | L | H | D _{in} | Don't Care | Lower Byte Write |
| L | H | L | L | H | Don't Care | D _{in} | Upper Byte Write |
| L | L | L | L | H | D _{in} | D _{in} | Word Write |
| L | L | L | H | H | High-Z | High-Z | |
| H to L | L | H | — | — | High-Z | High-Z | CBR Refresh or Self Refresh |
| H to L | H | L | — | — | High-Z | High-Z | |
| H to L | L | L | — | — | High-Z | High-Z | |

■ ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|--|------------------|----------------|------|
| Voltage on Any Pin Relative to V _{SS} | V _T | - 1.0 to + 7.0 | V |
| Supply Voltage Relative to V _{SS} | V _{CC} | - 1.0 to + 7.0 | V |
| Short Circuit Output Current | I _{out} | 50 | mA |
| Power Dissipation | P _T | 1.0 | W |
| Operating Temperature | T _{opr} | 0 to + 70 | °C |
| Storage Temperature | T _{stg} | - 55 to + 125 | °C |

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to + 70°C)²

| Parameter | Symbol | Min | Typ | Max | Unit | Note | |
|--------------------|-----------------|-----------------|-------|-----|------|------|---|
| Supply Voltage | V _{SS} | 0 | 0 | 0 | V | | |
| | V _{CC} | 4.5 | 5.0 | 5.5 | V | 1 | |
| Input High Voltage | V _{IH} | 2.4 | — | 6.5 | V | 1 | |
| Input Low Voltage | (I/O Pin) | V _{IL} | - 1.0 | — | 0.8 | V | 1 |
| | (Others) | V _{IL} | - 2.0 | — | 0.8 | V | 1 |

- Notes: 1. All voltage referenced to V_{SS}.
 2. The supply voltage with all V_{CC} pins must be on the same level.
 The supply voltage with all V_{SS} pins must be on the same level.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

| Parameter | Symbol | HM514280A/AL-7 HM51S4280A/AL-7 | | HM514280A/AL-8 HM51S4280A/AL-8 | | HM514280A/AL-10 HM51S4280A/AL-10 | | Unit | Test Conditions | Note |
|--|-------------------|-----------------------------------|-----------------|-----------------------------------|-----------------|-------------------------------------|-----------------|------|--|------|
| | | Min | Max | Min | Max | Min | Max | | | |
| Operating Current | I _{CC1} | — | 150 | — | 140 | — | 125 | mA | RAS Cycling LCAS or UCAS Cycling t _{RC} = Min | 1, 2 |
| Standby Current | I _{CC2} | — | 2 | — | 2 | — | 2 | mA | TTL Interface RAS, LCAS, UCAS = V _{IH} , D _{out} = High-Z | |
| | | — | 1 | — | 1 | — | 1 | mA | CMOS Interface RAS, LCAS, UCAS, WE OE ≥ V _{CC} - 0.2V, D _{out} = High-Z | |
| Standby Current (L-Version) | | — | 200 | — | 200 | — | 200 | μA | CMOS Interface RAS, LCAS, OE, WE UCAS ≥ V _{CC} - 0.2V D _{out} = High-Z | |
| RAS Only Refresh Current | I _{CC3} | — | 140 | — | 130 | — | 110 | mA | t _{RC} = Min | 2 |
| Standby Current | I _{CC5} | — | 5 | — | 5 | — | 5 | mA | RAS = V _{IH} , LCAS or UCAS = V _{IL} , D _{out} = Enable | 1 |
| CAS Before RAS Refresh Current | I _{CC6} | — | 140 | — | 130 | — | 110 | mA | t _{RC} = Min | 25 |
| Fast Page Mode Current | I _{CC7} | — | 130 | — | 120 | — | 110 | mA | t _{PC} = Min | 1, 3 |
| Self-Refresh Mode Current (HM51S4280A) | I _{CC9} | — | 1 | — | 1 | — | 1 | mA | CMOS Interface RAS, LCAS, UCAS ≤ 0.2V D _{out} = High-Z | |
| Self-Refresh Mode Current (HM51S4280AL) | | — | 200 | — | 200 | — | 200 | μA | CMOS Interface RAS, LCAS, UCAS ≤ 0.2V D _{out} = High-Z | |
| Battery Back-up Current (Standby with CBR Refresh) (L-Version) | I _{CC10} | — | 300 | — | 300 | — | 300 | μA | Standby: CMOS Interface D _{out} = High-Z CBR Refresh: t _{RC} = 250 μs t _{RAS} ≤ 1 μs, LCAS, UCAS = V _{IL} WE, OE = V _{IH} | 4 |
| Input Leakage Current | I _{LI} | -10 | 10 | -10 | 10 | -10 | 10 | μA | 0V ≤ V _{in} ≤ 6.5V | |
| Output Leakage Current | I _{LO} | -10 | 10 | -10 | 10 | -10 | 10 | μA | 0V ≤ V _{out} ≤ 6.5V D _{out} = Disable | |
| Output High Voltage | V _{OH} | 2.4 | V _{CC} | 2.4 | V _{CC} | 2.4 | V _{CC} | V | High I _{out} = -5 mA | |
| Output Low Voltage | V _{OL} | 0 | 0.4 | 0 | 0.4 | 0 | 0.4 | V | Low I _{out} = 4.2 mA | |

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed ≤ 1 time while RAS = V_{IL}.
 3. Address can be changed ≤ 1 time while LCAS and UCAS = V_{IH}.
 4. V_{IH} ≥ V_{CC} - 0.2V, 0 ≤ V_{IL} ≤ 0.2V, Address can be changed ≤ 1 time while RAS = V_{IL}.
 5. All the V_{CC} pins shall be supplied with the same voltage. And all the V_{SS} pins shall be supplied with the same voltage.

2

HM514280A/AL, HM51S4280A/AL Series

- **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

| Parameter | Symbol | Typ | Max | Unit | Note |
|--|-----------|-----|-----|------|------|
| Input Capacitance (Address) | C_{I1} | — | 5 | pF | 1 |
| Input Capacitance (Clocks) | C_{I2} | — | 7 | pF | 1 |
| Output Capacitance (Data-in, Data-out) | $C_{L/O}$ | — | 10 | pF | 1, 2 |

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}} = V_{IH}$ to disable D_{out} .

- **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 14, 15, 17, 18}

Test Conditions

- Input rise and fall times: 5 ns
- Input timing reference levels: 0.8V, 2.4V
- Output load: 2 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

| Parameter | Symbol | HM514280A/AL-7 HM51S4280A/AL-7 | | HM514280A/AL-8 HM51S4280A/AL-8 | | HM514280A/AL-10 HM51S4280A/AL-10 | | Unit | Note |
|---|-----------|-----------------------------------|-------|-----------------------------------|-------|-------------------------------------|-------|------|--------|
| | | Min | Max | Min | Max | Min | Max | | |
| Random Read or Write Cycle Time | t_{RC} | 130 | — | 150 | — | 180 | — | ns | |
| $\overline{\text{RAS}}$ Precharge Time | t_{RP} | 50 | — | 60 | — | 70 | — | ns | |
| $\overline{\text{RAS}}$ Pulse Width | t_{RAS} | 70 | 10000 | 80 | 10000 | 100 | 10000 | ns | |
| $\overline{\text{CAS}}$ Pulse Width | t_{CAS} | 20 | 10000 | 20 | 10000 | 25 | 10000 | ns | 23 |
| Row Address Setup Time | t_{ASR} | 0 | — | 0 | — | 0 | — | ns | |
| Row Address Hold Time | t_{RAH} | 10 | — | 10 | — | 15 | — | ns | |
| Column Address Setup Time | t_{ASC} | 0 | — | 0 | — | 0 | — | ns | 19 |
| Column Address Hold Time | t_{CAH} | 15 | — | 15 | — | 20 | — | ns | 19 |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time | t_{RCD} | 20 | 50 | 20 | 60 | 25 | 75 | ns | 8 |
| $\overline{\text{RAS}}$ to Column Address Delay Time | t_{RAD} | 15 | 35 | 15 | 40 | 20 | 55 | ns | 9 |
| $\overline{\text{RAS}}$ Hold Time | t_{RSH} | 20 | — | 20 | — | 25 | — | ns | |
| $\overline{\text{CAS}}$ Hold Time | t_{CSH} | 70 | — | 80 | — | 100 | — | ns | |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | t_{CRP} | 15 | — | 15 | — | 15 | — | ns | 20, 24 |
| $\overline{\text{OE}}$ to D_{in} Delay Time | t_{ODD} | 20 | — | 20 | — | 25 | — | ns | |
| $\overline{\text{OE}}$ Delay Time from D_{in} | t_{DZO} | 0 | — | 0 | — | 0 | — | ns | |
| $\overline{\text{CAS}}$ Setup Time from D_{in} | t_{DZC} | 0 | — | 0 | — | 0 | — | ns | |
| Transition Time (Rise and Fall) | t_T | 3 | 50 | 3 | 50 | 3 | 50 | ns | 7 |
| Refresh Period | t_{REF} | — | 8 | — | 8 | — | 8 | ms | |
| Refresh Period (L-Version) | t_{REF} | — | 128 | — | 128 | — | 128 | ms | |

Read Cycle

| Parameter | Symbol | HM514280A/AL-7 HM51S4280A/AL-7 | | HM514280A/AL-8 HM51S4280A/AL-8 | | HM514280A/AL-10 HM51S4280A/AL-10 | | Unit | Note |
|---|-------------------|-----------------------------------|-----|-----------------------------------|-----|-------------------------------------|-----|------|----------|
| | | Min | Max | Min | Max | Min | Max | | |
| Access Time from $\overline{\text{RAS}}$ | t _{RAC} | — | 70 | — | 80 | — | 100 | ns | 2, 3 |
| Access Time from $\overline{\text{CAS}}$ | t _{CAC} | — | 20 | — | 20 | — | 25 | ns | 3, 4, 13 |
| Access Time from Address | t _{AA} | — | 35 | — | 40 | — | 45 | ns | 3, 5, 13 |
| Access Time from $\overline{\text{OE}}$ | t _{OAC} | — | 20 | — | 20 | — | 25 | ns | 23 |
| Read Command Setup Time | t _{RCS} | 0 | — | 0 | — | 0 | — | ns | 19 |
| Read Command Hold Time to $\overline{\text{CAS}}$ | t _{RCH} | 0 | — | 0 | — | 0 | — | ns | 16, 19 |
| Read Command Hold Time to $\overline{\text{RAS}}$ | t _{RRH} | 0 | — | 0 | — | 0 | — | ns | 16 |
| Column Address to $\overline{\text{RAS}}$ Lead Time | t _{RAL} | 35 | — | 40 | — | 45 | — | ns | |
| Output Buffer Turn-off Time | t _{OFF1} | 0 | 15 | 0 | 15 | 0 | 20 | ns | 6 |
| Output Buffer Turn-off to $\overline{\text{OE}}$ | t _{OFF2} | 0 | 15 | 0 | 15 | 0 | 20 | ns | 6 |
| $\overline{\text{CAS}}$ to D _{in} Delay Time | t _{CDD} | 15 | — | 15 | — | 20 | — | ns | |

2

Write Cycle

| Parameter | Symbol | HM514280A/AL-7 HM51S4280A/AL-7 | | HM514280A/AL-8 HM51S4280A/AL-8 | | HM514280A/AL-10 HM51S4280A/AL-10 | | Unit | Note |
|--|------------------|-----------------------------------|-----|-----------------------------------|-----|-------------------------------------|-----|------|--------|
| | | Min | Max | Min | Max | Min | Max | | |
| Write Command Setup Time | t _{WCS} | 0 | — | 0 | — | 0 | — | ns | 10, 19 |
| Write Command Hold Time | t _{WCH} | 15 | — | 15 | — | 20 | — | ns | 20 |
| Write Command Pulse Width | t _{WP} | 10 | — | 10 | — | 20 | — | ns | |
| Write Command to $\overline{\text{RAS}}$ Lead Time | t _{RWL} | 20 | — | 20 | — | 25 | — | ns | |
| Write Command to $\overline{\text{CAS}}$ Lead Time | t _{CWL} | 20 | — | 20 | — | 25 | — | ns | 21 |
| Data-in Setup Time | t _{DS} | 0 | — | 0 | — | 0 | — | ns | 11, 19 |
| Data-in Hold Time | t _{DH} | 15 | — | 15 | — | 20 | — | ns | 11, 19 |
| $\overline{\text{CAS}}$ to $\overline{\text{OE}}$ Delay Time | t _{COD} | — | 0 | — | 0 | — | 0 | ns | 23 |

Read-Modify-Write Cycle

| Parameter | Symbol | HM514280A/AL-7 HM51S4280A/AL-7 | | HM514280A/AL-8 HM51S4280A/AL-8 | | HM514280A/AL-10 HM51S4280A/AL-10 | | Unit | Note |
|--|------------------|-----------------------------------|-----|-----------------------------------|-----|-------------------------------------|-----|------|--------|
| | | Min | Max | Min | Max | Min | Max | | |
| Read-Modify-Write Cycle Time | t _{RWC} | 180 | — | 200 | — | 245 | — | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time | t _{RWD} | 95 | — | 105 | — | 135 | — | ns | 10 |
| $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time | t _{CWD} | 45 | — | 45 | — | 60 | — | ns | 10 |
| Column Address to $\overline{\text{WE}}$ Delay Time | t _{AWD} | 60 | — | 65 | — | 80 | — | ns | 10, 13 |
| $\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$ | t _{OEH} | 20 | — | 20 | — | 25 | — | ns | |

HITACHI®

Refresh Cycle

| Parameter | Symbol | HM514280A/AL-7 HM51S4280A/AL-7 | | HM514280A/AL-8 HM51S4280A/AL-8 | | HM514280A/AL-10 HM51S4280A/AL-10 | | Unit | Note |
|--|------------------|-----------------------------------|-----|-----------------------------------|-----|-------------------------------------|-----|------|------|
| | | Min | Max | Min | Max | Min | Max | | |
| CAS Setup Time (CAS Before RAS Refresh Cycle) | t _{CSR} | 10 | — | 10 | — | 10 | — | ns | 19 |
| CAS Hold Time (CAS Before RAS Refresh Cycle) | t _{CHR} | 10 | — | 10 | — | 10 | — | ns | 20 |
| RAS Precharge to CAS Hold Time | t _{RPC} | 10 | — | 10 | — | 10 | — | ns | 19 |
| CAS Precharge Time in Normal Mode | t _{CPN} | 10 | — | 10 | — | 10 | — | ns | 22 |

Fast Page Mode Cycle

| Parameter | Symbol | HM514280A/AL-7 HM51S4280A/AL-7 | | HM514280A/AL-8 HM51S4280A/AL-8 | | HM514280A/AL-10 HM51S4280A/AL-10 | | Unit | Note |
|---|-------------------|-----------------------------------|--------|-----------------------------------|--------|-------------------------------------|--------|------|-----------|
| | | Min | Max | Min | Max | Min | Max | | |
| Fast Page Mode Cycle Time | t _{PC} | 50 | — | 55 | — | 60 | — | ns | 24 |
| Fast Page Mode CAS Precharge Time | t _{CP} | 15 | — | 15 | — | 15 | — | ns | 22, 24 |
| Fast Page Mode RAS Pulse Width | t _{RASC} | — | 100000 | — | 100000 | — | 100000 | ns | 12 |
| Access Time from CAS Precharge | t _{ACP} | — | 40 | — | 45 | — | 50 | ns | 3, 13, 20 |
| RAS Hold Time from CAS Precharge | t _{RHCP} | 40 | — | 45 | — | 50 | — | ns | |
| Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time | t _{CPW} | 65 | — | 70 | — | 85 | — | ns | |
| Fast Page Mode Read-Modify-Write Cycle Time | t _{PCM} | 95 | — | 100 | — | 110 | — | ns | |

Self-Refresh Mode


| Parameter | Symbol | HM51S4280A/AL-7 | | HM51S4280A/AL-8 | | HM51S4280A/AL-10 | | Unit | Note |
|-----------------------------------|-------------------|-----------------|-----|-----------------|-----|------------------|-----|------|------|
| | | Min | Max | Min | Max | Min | Max | | |
| RAS Pulse Width (Self-Refresh) | t _{RASS} | 100 | — | 100 | — | 100 | — | μs | |
| RAS Precharge Time (Self-Refresh) | t _{RPS} | 130 | — | 150 | — | 180 | — | ns | |
| CAS Hold Time (Self-Refresh) | t _{CHS} | 0 | — | 0 | — | 0 | — | ns | 21 |

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
 15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 17. When both, $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ go low at the same time, all 16-bits data are written into the device. $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ cannot be staggered within the same write/read cycles.
 18. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
 19. t_{ASC} , t_{CAH} , t_{RCS} , t_{RCH} , t_{WCS} , t_{WCH} , t_{DS} , t_{DH} , t_{CSR} , and t_{RPC} are determined by the earlier falling edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
 20. t_{CRP} , t_{CHR} , t_{ACP} , and t_{CPW} are determined by the later rising edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
 21. t_{CWL} and t_{CHS} should be satisfied by both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
 22. t_{CPN} , and t_{CP} are determined by the time that both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ are high.
 23. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade $V_{IH}(\text{min})/V_{IL}(\text{max})$ level.
 24. t_{CRP} , t_{PC} and t_{CP} are planned to be improved to match the standard DRAM specifications.
 25. If you use distributed CBR refresh mode with 15.6 μs interval in normal read/write cycle, CBR refresh should be executed within 15.6 μs immediately after exiting from and before entering into self refresh mode.
 26. If you use $\overline{\text{RAS}}$ only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycles of distributed CBR refresh with 15.6 μs interval should be executed within 8 ms immediately after exiting from and before entering into the self refresh mode.
 27. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.


Notes concerning 2CAS control

Please do not separate the UCAS/LCAS operation timing intentionally. However skew between UCAS/LCAS are allowed under the following conditions.

- (1) Each of the UCAS/LCAS should satisfy the timing specifications individually.
- (2) Different operation mode for upper/lower byte is not allowed; such as following.




- (3) Closely separated upper/lower byte control is not allowed. However when the condition ($t_{CP} \leq t_{UL}$) is satisfied, fast page mode can be performed.



■ TIMING WAVEFORMS


• Read Cycle

2




00136-8

• Early Write Cycle



• Delayed Write Cycle




• : Don't care
 ** Invalid Dout comes out, when OE is low level.

2


00136-10

• Read-Modify-Write Cycle




00136-11

• $\overline{\text{RAS}}$ Only Refresh Cycle




2

• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Fast Page Mode Read Cycle

2




• Fast Page Mode Early Write Cycle




00136-15

• Fast Page Mode Delayed Write Cycle

2



• Self Refresh Cycle



2

The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.

1. Please do not use t_{RASS} timing, $10 \mu\text{s} \leq t_{RASS} \leq 100 \mu\text{s}$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \geq 100 \mu\text{s}$, then $\overline{\text{RAS}}$ precharge time should use t_{RPS} instead of t_{RP} .
2. If you use $\overline{\text{RAS}}$ only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycles of distributed CBR refresh with $15.6 \mu\text{s}$ interval should be executed within 8 ms immediately after exiting from and before entering into the self refresh mode.
3. If you use distributed CBR refresh mode with $15.6 \mu\text{s}$ interval in normal read/write cycle, CBR refresh should be executed within $15.6 \mu\text{s}$ immediately after exiting from and before entering into self refresh mode.
4. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.