

FEATURES

- Positive edge-triggered common clock
- Asynchronous common reset
- Clock-to-output delays of 14 ns
- Higher speed compared to 9LS/54LS and 9LS/74LS
- 8mA sink current over full military temperature range
- 50mV improved V_{OL} compared to 9LS/74LS
- 440 μ A source current
- 100% reliability assurance testing in compliance with MIL-STD-883.

DESCRIPTION

The 25LS174 is a six-bit register with single-rail outputs and the 25LS175 is a four-bit register with complementary outputs. Both consist of D-type flip-flops with a buffered common clock and an asynchronous, active-Low buffered clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	\bar{Q}
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	Q_0	\bar{Q}_0

H = high level (steady state)

L = low level (steady state)


X = irrelevant

↑ = transition from low to high level


Q_0 = the level of Q before the indicated steady state input conditions were established.

† = 25LS175 only

PIN-OUT DIAGRAMS




Die Size .056 x .085





Die Size .056 x .085

LOGIC DIAGRAMS

25LS174



25LS175



Recommended Operating Conditions

	Military			Commercial			Unit
	Min	Nom	Max	Min	Nom	Max	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-440			-440	μ A
Low-level output current, I_{OL}	4		8	4		8	mA
Clock frequency, f_{clock}	0		35	0		35	MHz
Width of clock pulse, t_w (Low)	15			15			ns
Width of clear pulse, t_w (Low)	20			20			ns
Setup time	Data input t_{setup}	10		10			ns
	Clear recovery, t_{rec}	12		12			ns
Data hold time, t_{hold}	5			5			ns
Operating free-air temperature, T_A	-55		125	0		70	$^{\circ}$ C

t_{setup} is the minimum time required for the correct logic level to be present at the data input prior to the rising edge of the clock in order to be recognized and transferred to the output.

t_{hold} is the minimum time required for the logic level to be maintained at the data input after the rising edge of the clock in order to insure recognition.

t_{rec} is the minimum time required between the end of the clear pulse and the rising edge of the clock in order to transfer High data to the Q output.

Electrical Characteristics Over Recommended Free-Air Temperature Range (Unless Otherwise Noted)

Parameter	Test Conditions*	Military			Commercial			Unit
		Min	Typ**	Max	Min	Typ**	Max	
V_{IH}		2			2			V
V_{IL}				0.7			0.8	V
V_I	$V_{CC} = \text{MIN}$, $I_I = -18\text{mA}$			-1.5			-1.5	V
V_{OH}	$V_{CC} = \text{MIN}$, $V_{IH} = 2\text{V}$, $V_I = V_{IH}$ or V_{IL} $V_{IL} = V_{IL\text{max}}$, $I_{OH} = -440\mu\text{A}$	2.5	3.4		2.7	3.4		V
V_{OL}	$V_{CC} = \text{MIN}$, $V_{IH} = 2\text{V}$, $V_{IL} = V_{IL\text{max}}$, $V_I = V_{IH}$ or V_{IL}	$I_{OL} = 4\text{mA}$	0.25	0.40			0.40	V
		$I_{OL} = 8\text{mA}$	0.35	0.45			0.45	
I_I	$V_{CC} = \text{MAX}$, $V_I = 7\text{V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = \text{MAX}$, $V_I = 2.7\text{V}$			20			20	μ A
I_{IL}	$V_{CC} = \text{MAX}$, $V_I = 0.4\text{V}$							mA
I_{OS}^{\dagger}	$V_{CC} = \text{MAX}$			-0.36			-0.36	mA
I_{CC}^{\ddagger}	$V_{CC} = \text{MAX}$	25LS174		16		16	26	mA
		25LS175		11		11	18	

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

**All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.

\dagger Not more than one output should be shorted at a time.

\ddagger With all outputs open and 4.5V applied to all data and clear inputs, I_{CC} is measured, after a momentary ground, then 4.5V is applied to clock.

Switching Characteristics, $V_{CC} = 5\text{V}$ Over Recommended Free-Air Temperature Range

Parameter	From (input)	To (output)	+25 $^{\circ}$ C			Unit
			Min	Typ	Max	
Test Conditions: $C_L = 15\text{pF}$, $R_L = 2\text{k}\Omega$ (See Fig. A, page 2-174)						
f_{max}			35	45		MHz
t_{PLH} (LS175 only)	Clear	Q		19	25	ns
t_{PHL}	Clear	Q		20	35	ns
t_{PLH}	Clock	Q		14	23	ns
t_{PHL}	Clock	Q		13	20	ns