


C468D Issue1 June 1989

#### Features

- Mil-Std-1750A Instruction Set Architecture
- Full Performance over Military Temperature Range (-55°C to +125°C)
- Radiation Hard CMOS/SOS Technology
- Interrupt Handler
  - 9 User Interrupt Inputs
  - Pending Interrupt Register
  - Interrupt Mask Register
  - Interrupt Priority Encoder
- Fault Handler
  - 8 User Faults Inputs
  - Fault Register
- Timers
  - Timer A
  - Timer B
- Trigger-Go
- DMA Interface
- Interface Discretes
  - Normal Power-Up
  - Start-Up ROM Enable
  - Configuration Word Enable
- Implements 26 MIL-STD-1750A Specified I/O Commands
- MAS281 Integrated Built-In Self Test
- TTL Compatible System Interface

#### Block Diagram



#### General Description

The MA17503 Interrupt Unit is a component of the Marconi Electronic Devices MAS281 chip set. Other chips in the set include MA17501 Execution Unit and the MA17502 Control Unit. Also available is the peripheral MA17504 Memory Management/Block Protection Unit. The Interrupt Unit, in conjunction with these additional chips, implements the full MIL-STD-1750A Instruction Set Architecture.

*The information presented herein is to the best of our knowledge true and accurate. No warranty expressed or implied is made regarding the capacity, performance or suitability of any product. You are strongly urged to ensure that the information given has not been superseded by a more up to date version.*

## Marconi Circuit Technology Corporation

45 Davids Drive, Hauppauge, New York 11788  
 (516) 231-7710/FAX: (516) 231-7923

Regional Offices: Central - (317) 463-5255 Western - (714) 894-9313

**MIL-STD-1750A  
Interrupt Unit**

The MA17503 - consisting of the Pending Interrupt Register, Mask Register, Interrupt Priority Encoder, Fault Register, Timer A, Timer B, Trigger-Go Counter, Bus Fault Timer, and DMA interface - handles all interrupt fault, and DMA interfacing, in addition to providing all three hardware timers. The Interrupt Unit also implements 26 of the MIL-STD-1750A specified I/O commands. Table 1 provides brief signal definitions.

The MA17503 is offered in dual-in-line, flatpack or leadless chip carrier packaging. Screening and packaging options are described at the end of this document.

**1.0 System Considerations**

The MA17503 Interrupt Unit (IU) is a component of the Marconi Electronic Devices MAS281 chip set. This chip set implements the full MIL-STD-1750A instruction set architecture. Other chips in the set include the MA17501 Execution Unit (EU) and MA17502 Control Unit (CU). Also available is the peripheral MA17504 Memory Management Unit/Block Protection Unit (MMU(BPU)). Figure 1 depicts the relationship between the chip set components.

The IU provides the interrupt and fault handling interfaces for the chip set. The IU also provides the DMA control interface logic, contains interval Timers A and B, the Trigger-Go Counter, the Bus Fault Timeout timer, and decodes all MIL-STD-1750A specified I/O commands in support of these functions. The EU provides the arithmetic and logical computation resources for the chip set. The EU and IU are each controlled by microcode from the CU. The MMU(BPU) may be configured to provide either 1M-word memory management (MMU) or 1K-word memory block write protection (BPU) functions.

As shown in Figure 1, the MAS281 is the minimum processor configuration consisting of an Execution Unit, a Control Unit, and an Interrupt Unit. This configuration is capable of accessing a 64K-word address space. Addition of a MMU configured MA17504 allows access to a 1M-word address space. Addition of a BPU configured MA17504 provides hardware support for 1K-word memory block write protection.

Signal	I/O	Definition
AD00 - AD15	I/O/Z	16-Bit Address/Data Bus
M04, M05, M06	I	3 Bits of the Microcode Instruction Word
<u>INTRE</u>	I	Interrupt Unit Microcode Interface Enable
<u>DMAK</u>	O	DMA Request Acknowledge
<u>DMAE</u>	O	DMA Interface Enable
<u>DMAR</u>	I	DMA Request
<u>M/I/O</u>	I	Memory/Input-Output
<u>DS</u>	I	Data Strobe
<u>SYNCLK</u>	I	Synchronisation Clock
<u>IRDY</u>	O	Interrupt Unit Ready
<u>DD</u>	O	Data Transceiver Direction Control
<u>CD</u>	O	Control Bus Transceiver Direction Control
<u>SYSF</u>	I	System Fault
<u>FLT7</u>	I	Fault 7 (Undefined Fault)
<u>PIOXE</u>	I	Programmed I/O Transfer Error
<u>EXADE</u>	I	External Address Error
<u>DMAPE</u>	I	DMA Parity Error
<u>PIOPE</u>	I	Programmed I/O Parity Error
<u>MPE</u>	I	Memory Parity Error
<u>MPROE</u>	I	Memory Protection Error
<u>ILLAD</u>	O	Illegal Address
<u>PIF</u>	O	Instruction Abort
<u>PWRD</u>	I	Power-Down Interrupt
<u>INT02</u>	I	Level 2 Interrupt
<u>INT08</u>	I	Level 8 Interrupt
<u>INT10</u>	I	Level 10 Interrupt
<u>INT11</u>	I	Level 11 Interrupt
<u>IOI1</u>	I	I/O Register Interrupt 1
<u>INT13</u>	I	Level 13 Interrupt
<u>IOI2</u>	I	I/O Register Interrupt 2
<u>INT15</u>	I	Level 15 Interrupt
<u>OV1</u>	I	Fixed-Point Overflow Interrupt
<u>IR</u>	O	Interrupt Request
<u>TCLK</u>	I	Clock for Timers A and B
<u>TGCLK</u>	I	Trigger Go Timer Clock
<u>DTIMER</u>	I	Disable Timers
<u>DTO</u>	I	Disable Bus-Fault Timeout
<u>TGO</u>	O	Trigger-Go Timer Overflow
<u>NPU</u>	O	Normal Power-up Indicator
<u>SURE</u>	O	Start-up ROM Enable
<u>CONFW</u>	O	Configuration Word Enable
<u>HLDAK</u>	I	Hold Acknowledge
<u>MSTOP</u>	I	Microcode Stop
<u>PAUSE</u>	O	Processor Pause
<u>VDD</u>	I	Power
<u>GND</u>	I	Ground

Table 1. Signal Definitions

## MA17503

---

### MIL-STD-1750A

### Interrupt Unit

The IU, as with all components of the MAS281 chip set, is fabricated with Marconi Electronic Devices' CMOS/SOS process technology.

Detailed descriptions of the IUs companion chips are provided in separate data sheets. Additional discussions on chip set system considerations, interconnection details, and Digital Avionics Instruction Set (DAIS) mix benchmarking analysis are provided in separate application notes.




Figure 1. MAS281 Chip Set with Optional MA17504s and Support RAMs

## 2.0 Architecture

The Interrupt Unit consists of a Pending Interrupt Register, Mask Register, Interrupt Priority Encoder, Fault Register, two interval timers, two watchdog timers, DMA Control interface, and both microcode and internal I/O instruction decode logic. Details of these components are depicted in Figure 2 and are discussed below:

### 2.1 Pending Interrupt Register

The Pending Interrupt Register (PI) is the dedicated 16-bit register that latches all pending interrupt requests and stores them until serviced. The inputs to the PI are buffered by falling-edge detectors to prevent repeat latching of interrupt requests held low longer than required. The PI supports nine external interrupts inputs and seven chip set generated interrupts. The output of the PI is ANDed with the Mask Register to create the interrupt request (IRN) signal for the MA17502 Control Unit. A one in a PI bit position indicates an interrupt is pending and the interrupt level is equal to the bit position.

### 2.2 Mask Register

The Mask Register (MK) is the dedicated 16-bit register containing the information that filters the PI output to the Priority Encoder and the IRN generation logic. A one in a MK bit position allows the interrupt request, of the same bit position in the PI, to enter the Priority Encoder and cause IRN to drop low. PI bits 1 - 4 and 6 - 15 are maskable.

### 2.3 Interrupt Priority Encoder

The Interrupt Priority Encoder accepts the enabled, mask filtered, output of the PI and generates a four bit code designating the level of the highest priority pending interrupt. Level zero (PI bit zero) has the highest priority and level 15 (PI bit 15) the lowest. The four bit priority code is placed on the AD Bus during the microcoded interrupt handling routine.

### 2.4 Fault Register

The Fault Register (FT) is the dedicated 16-bit register that latches the 15 specified (fault 12 is reserved) faults. The FT supports eight external Fault inputs and three chip-set generated Faults. The output of the FT is ORed together, buffered by a falling-edge detector, and input to the PI to generate the level one interrupt. FT bits 13 - 15 are used to indicate the results of the MAS281 BIT. Once the FT has latched a fault, it can only be cleared via internal I/O command (individual fault bits cannot be cleared).

Anti-repeat logic between the FT and PI prevents latching more than a single interrupt into the PI before the user interrupt service routine has cleared the FT. The microcoded interrupt service routine reads the interrupt priority vector from the Interrupt Unit and clears the serviced interrupt from the PI. At this point the PI is ready to latch another interrupt into this bit. When this microcoded service routine acts on a level 1 interrupt, it clears the PI bit 1, but the FT maintains the interrupting fault bit(s). Therefore, a level 1 interrupt would be latched again if there were no anti-repeat logic to prevent a never ending loop of interrupts from occurring.

Interrupts are serviced at the end of the currently executing instruction if not masked and if interrupts are enabled. System software servicing level 1 interrupts must clear the FT via the RCFR internal I/O command at some point in the routine to allow subsequent faults to latch a level 1 interrupt request. A non-destructive read of the FT is provided by the internal I/O command RFR, but this command should be used carefully.

### 2.5 Interval Timers

The Interrupt Unit contains both MIL-STD-1750A 16-bit interval timers, A and B. The TCLK input is synchronized with SYNCLKN and increments Timer A once a TCLK period. Timer B is incremented by the synchronized TCLK divided by 10. Timer A overflow sets PI bit 7 and Timer B overflow sets PI bit 9. The timers are controlled via the I/O command decode logic, or they can be disabled via the DTIMERN input.




Figure 2. MA17503 Interrupt Unit Architecture

**2.6 Watchdog Timers**

The Interrupt Unit contains two watchdog timers, Trigger-Go and Bus Fault. The Bus Fault timer assures timely completion of all AD Bus cycles by terminating bus cycles over two TCLK (maximum, minimum one TCLK period) periods in duration. This function is automatic, but can be disabled by DTON low. FT bit 5 or 8 is set for terminated I/O transfers or memory transfers, respectively, when the Bus Fault timer expires.

The Trigger-Go timer is an autonomous 16-bit ripple counter incremented by TGCLK. Upon power-up, the Trigger-Go timer begins to count. The GO I/O command resets the timer, thus preventing it from overflowing and causing TGON to drop low. The DTIMERN input prevents the Trigger-Go timer from incrementing.

**2.7 DMA Control Interface**

The DMA control interface logic is contained in the Interrupt Unit. The interface is composed of the three signals: DMAE, DMARN, and DMAKN. If the interface is enabled, an internal I/O command raises DMAE high to indicate the MAS281's readiness to accept DMA transfer requests (DMARN low). A subsequent low on DMARN causes the IU to respond with DMAKN low. DMAKN low halts the processor and places all AD Bus and bus control lines in the high-impedance state. Control is returned to the MAS281 when DMARN is pulled high again. DTIMERN is the user available way to disable the DMA interface.

**2.8 Internal I/O Command Decode Logic**

The Interrupt Unit implements the 26 MIL-STD-1750A specified I/O command functions listed in Table 2. The IU also decodes an additional 386 commands that are implemented in the MMU(BPU) and the two Status Word XIO commands that are handled in microcode for AD Bus control. The IU continually monitors AD Bus traffic. When M/ION is low, the IU latches the information present on the AD Bus during the address portion of the bus cycle. This information is subsequently decoded and creates the appropriate control signals to perform the I/O command function.

Operation	Command Code (Hex)	Mnemonic
<b>Output</b>		
Set Fault Register	0401	SFR
Set Interrupt Mask	2000	SMK
Clear Interrupt Request	2001	CLIR
Enable Interrupts	2002	ENBL
Disable Interrupts	2003	DSBL
Reset Pending Interrupt	2004	RPI
Set Pending Interrupt Register	2005	SPI
Reset Normal Power Up Discrete	200A	RNS
Write Status Word	200E	WSW
Enable Start Up ROM	4004	ESUR
Disable Start up ROM	4005	DSUR
Direct Memory Access Enable	4006	DMAE
Direct Memory Access Disable	4007	DMAD
Timer A Start	4008	TAS
Timer A Halt	4009	TAH
Output Timer A	400A	OTA
Reset Trigger-Go	400B	GO
Timer B Start	400C	TBS
Timer B Halt	400D	TBH
Output Timer B	400E	OTB
<b>Input</b>		
Read Configuration Word	8400	RCW
Read Fault Register Without Clear	8401	RFR
Read Interrupt Mask	A000	RMK
Read Pending Interrupt Register	A004	RPIR
Read Status Word	A00E	RSW
Read and Clear Fault Register	A00F	RCFR
Input Timer A	C00A	ITA
Input Timer B	C00E	ITB

Table 2. Internal I/O Command Summary

**2.9 Microcode Decode Logic**

The microcode decode logic can be split into command and control functions. Microcode instruction bits 4, 5 and 6 are decoded as commands for the FT, the interrupt interface, the DMA interface, and the discrete output signal, NPU. The microcode command interface is enabled when INTREN is pulled low and is disabled during DMA and the Hold state. Microcode bits 5 and 6 provide control of DDN during memory read and write cycles, and external I/O cycles.

### 3.0 Interface Signals

All signals comply with the voltage levels of Table 1. In addition, each of these functions is provided with Electrostatic Discharge (ESD) protection diodes. All unused inputs must be held to their inactive state via a connection to VDD or GND.

Throughout this data sheet, active low signals are denoted by either a bar over the signal name or by following the name with an "N" suffix (e.g., DMAKN). Referenced signals that are not found on the MA17503 are preceded by the originating chip's functional acronym in parentheses (e.g., (EU)OSC).

Following is a description of each pin function grouped according to functional interface. The function name is presented first, followed by its acronym, its type, and its description. Function type is either input, output, high impedance (Hi-Z), or a combination thereof. Timing characteristics of each of the functions described is provided in Section 5.0.

#### 3.1 Power Interface

The power interface consists of one 5V VDD connection and one GND connection.

#### 3.2 Clocks

The clock interface, discussed below, provides synchronization for Interrupt Unit operations and the clock inputs for the interval and watchdog timers.

##### 3.2.1 Synchronisation Clock ( $\overline{\text{SYNCLK}}$ )

Input. The MA17501 Execution Unit (EU) generates the SYNCLKN signal for the Interrupt Unit. The Interrupt Unit uses this signal to synchronise system inputs (e.g., interrupts and faults) to the MAS281 machine cycle and to control all other internal functions.

##### 3.2.2 Timer Clock (TCLK)

Input. TCLK is a 100 KHz, user provided clock signal that drives the interval timers A and B, and the Bus Fault timer. TCLK is synchronised to the MAS281 machine cycle, via SYNCLKN, before being sent to the interval timers. This allows the IU to implement the Internal I/O Commands associated with timer operation.

The synchronised version of TCLK drives interval timer A, clocking it once every 10 microseconds. The synchronised TCLK is divided by 10 to provide a 10 KHz clock for driving interval timer B, clocking it once every 100 microseconds.

The unsynchronised TCLK is used to increment the Bus Fault watchdog timer. When DSN drops low, the Bus Fault timer is enabled to count and expires after two TCLK high-to-low transitions.

##### 3.2.3 Trigger-Go Clock (TGCLK)

Input. This user provided clock drives the autonomous on-chip system watchdog timer. The Trigger-Go timer is incremented by the high-to-low transition of TGCLK.

#### 3.3 Buses

Following is a discussion of the two communication buses connecting the Interrupt Unit to the rest of the three chip set. The AD Bus transfers 16-bit data and commands, while the M Bus communicates microcode control data.

##### 3.3.1 Address/Data Bus (AD Bus)

Input/Output/Hi-Z. These signals comprise the multiplexed address and data bus. During internal bus operations, the AD Bus accommodates the transfer of Internal I/O commands and data from the MA17501 Execution Unit to the Interrupt Unit. It also accommodates the transfer of data from the Interrupt Unit to the Execution Unit in response to internal I/O commands. AD00 is the most significant bit position and AD15 is the least significant bit position of both the 16-bit data and 16-bit command. A high on this bus corresponds to a logic 1 and a low corresponds to a logic 0.

Commands on the AD Bus are passed through transparent latches during the low state of input/output SYNCLKN cycles and are latched at the low-to-high transition of SYNCLKN. Data on the AD Bus, is either clocked into the IU by the high-to-low transition of SYNCLKN or placed there by the IU during the low portion of SYNCLKN.

**3.3.2 Microcode Bus Bits 4, 5 and 6 (M04, 05 & 06)**

Inputs. M04, M05, M06 are bits 4, 5 and 6 of the 20-bit Microcode Bus and are coded in the 40-bit microcode instruction as bits 4, 5 and 6. These bits are latched into the IU at the SYNCLKN high-to-low transition and are decoded for commanding the Fault Register, the DMA interface, the NPU discrete, and for providing the 4-bit priority encoded interrupt vector to the EU. IU microcode command cycles are extended to six (EU)OSC cycles by INTREN low. Microcode bits 5 and 6 provide control of DDN during memory and external I/O cycles. The microcode bus is not latched during DMA or the Hold state (DMAKN or HLDACKN low).

**3.4 Bus Control**

The following is a discussion of the signals used to control the AD Bus and M Bus. They enable the respective busses at the proper time and control system access to the MAS281 System AD Bus.

**3.4.1 Data Strobe ( $\overline{DS}$ )**

Input. The Interrupt Unit receives DSN from the Execution Unit. The DSN high-to-low transition starts the Bus Fault watchdog timer and during successful bus data transfers, the low-to-high transition halts and resets the Bus Fault watchdog timer. DSN is also instrumental in controlling the DDN signal during MAS281 Read/Input bus cycles.

**3.4.2 Memory/Input-Output ( $\overline{M/I}$ )**

Input. The Interrupt Unit receives M/IION from the Execution Unit. M/IION low enables I/O command decoding logic. M/IION also selects the FT bit to set in response to a low on MPROEN and EXADEN.

**3.4.3 Interrupt Unit Ready ( $\overline{IRDY}$ )**

Output. The Interrupt Unit uses the IRDYN signal to cause the Execution Unit clock generation state machine to inject one wait state into Internal I/O machine cycles, thus causing the minimum five (EU)OSC period machine cycle to be extended to a six (EU)OSC period 50% duty cycle machine cycle. Internal I/O machine cycles occur during execution of the IU implemented I/O commands listed in Table 2.

**3.4.4 Interrupt Unit Microcode Enable ( $\overline{INTRE}$ )**

Input. The Execution Unit provides INTREN to the Interrupt Unit to enable the microcode command interface. When INTREN is low, microcode instruction bits 4, 5 and 6 (latched into the IU microcode register at the SYNCLKN high-to-low transition, if HLDACKN and DMAKN are high) are decoded by the IU as commands for the FT, NPU discrete, internal DMA interface, and interrupt vectoring. INTREN low causes the EU to extend the machine cycle to six (EU)OSC periods.

**3.4.5 Data Transceiver Direction ( $\overline{DD}$ )**

Output. DDN is provided to control the directionality of the AD/Data Bus transceivers. DDN is high during data transfers from the MAS281 to the user system and when it is necessary to keep the transceivers from driving the MAS281 System AD Bus. DDN is low during transfers from the user system to the MAS281.

Cycles during which DDN is high include: memory writes, outputs, IU implemented Internal I/O command execution (except Read Configuration Word (RCW)), and all MA17504 MMU(BPU) implemented I/O command execution.

Cycles during which DDN is low include: memory reads (data portion), inputs (data portion), the Configuration Word read (identified by CONFWN, low), and during DMA and Hold cycles (to allow access to the MMU(BPU).

**3.4.6 Control Transceiver Direction ( $\overline{CD}$ )**

Output. CDN is provided to control the directionality of the Control Bus (consists of DSN, (EU)AS, M/IION, RD/WN, and IN/OPN) transceivers. CDN is high during all MAS281 directed machine cycles. CDN drops low only when DMAKN or HLDACKN is low, indicating the MAS281 has placed the control bus signals in the high-impedance state. (It is necessary to use transceivers to buffer the control bus, if a shared MMU(BPU) architecture is used, to allow the sharing device access to the MMU(BPU) functions.)



#### 3.5 Interrupt Interface

The Interrupt Unit supports 16 levels of prioritised interrupts, nine of which are accessible to the user system. All user accessible interrupts are active low, are buffered with edge detectors to prevent repeat latching of the interrupt, and are latched into the Pending Interrupt register (PI) by the high-to-low transition of SYNCLKN.

The following interrupts do not have dedicated input pins on the MA17503. Level 1, Machine Error Interrupt, is driven by the ORed bits of the Fault register (FT). Levels 7 and 9 are driven by the overflow of Interval Timers A and B, respectively. The Internal I/O command, Set Pending Interrupt (SPI), is used to set interrupt levels 3, 5, and 6 (Floating-Point Overflow, Executive Call, and Floating-Point Underflow, respectively) via microcoded execution.

##### 3.5.1 Power Down Interrupt ( $\overline{\text{PWRD}}$ )

Input. The PWRDN interrupt is the highest priority interrupt, level 0, and is latched into PI bit zero. It is non-maskable and cannot be disabled.

##### 3.5.2 User Interrupts ( $\overline{\text{INT02}}$ , $\overline{\text{08}}$ , $\overline{\text{10}}$ , $\overline{\text{11}}$ , $\overline{\text{13}}$ & $\overline{\text{15}}$ )

Inputs. Each of these user definable interrupts is latched into the PI register bits 2, 8, 10, 11, 13, or 15, respectively. Level 2 is the highest priority and level 15 is the lowest. These interrupts are maskable and can be disabled.

##### 3.5.3 I/O Registered Interrupts ( $\overline{\text{IOI1}}$ & $\overline{\text{IOI2}}$ )

Inputs. Each of these interrupts is latched into the PI register bits 12 and 14, respectively. Level 12 is higher than level 14. These interrupts are maskable and can be disabled.

##### 3.5.4 Fixed-Point Overflow ( $\overline{\text{OVI}}$ )

Input. This interrupt is driven by the MA17501 Execution Unit and is latched into the PI register bit 4. The OVIN interrupt is maskable and can be disabled.

##### 3.5.5 Interrupt Request ( $\overline{\text{IR}}$ )

Output. This signal is the logical inclusive OR of the PI bits and is used to signal the MA17502 Control Unit that an interrupt request is pending.

#### 3.6 Fault Interface

The Interrupt Unit supports 16 registered error condition flags. Eleven of the faults are directly accessible through dedicated input pins. A low on any of these fault inputs is latched into the Fault register (FT) by the high-to-low transition of SYNCLKN. Once a fault is latched, it can only be cleared by clearing the entire FT via Internal I/O command. The latching of any fault causes the level 1 interrupt to be set. Once set and subsequently cleared by the microcoded interrupt service routine, PI bit one cannot be set again until the FT is cleared via internal I/O command. Any unused fault inputs must be pulled-up to VDD.

##### 3.6.1 Memory Protection Error ( $\overline{\text{MPROE}}$ )

Input. A low on this input is used to inform the MAS281 that an access fault, execute or write protection violation has been detected. When the MA17504 MMU(BPU) is used with the MAS281, the MPROEN fault input is provided by the MMU(BPU). FT bit 0 is set if a MAS281 directed memory cycle caused the error and bit 1 is set if a DMA device directed memory cycle caused the error.

Setting FT bit 0 causes PIFN to drop low. This aborts the MIL-STD-1750A instruction that was executing when the error occurred and branches execution to the machine error, level 1 interrupt service routine, if the interrupt is not masked. If the interrupt is masked, execution continues with the next instruction.

FT bit 0 is not latched during DMA or the Hold state (DMAKN or HLDACKN low).

##### 3.6.2 Memory Parity Error ( $\overline{\text{MPE}}$ )

Input. A low on this input indicates a parity error has been detected during a memory transfer. This fault is latched into FT bit 2.

##### 3.6.3 Programmed I/O Parity Error ( $\overline{\text{PIOPE}}$ )

Input. A low on this input indicates a parity error has been detected during an external I/O transfer. This fault is latched into FT bit 3.

##### 3.6.4 DMA Parity Error ( $\overline{\text{DMAPE}}$ )

Input. A low on this input indicates a parity error has been detected during a DMA data transfer. This fault is latched into FT bit 4.

# MA17503

---

## MIL-STD-1750A

### Interrupt Unit

#### 3.6.5 External Address Error ( $\overline{\text{EXADE}}$ )

Input. A low on this input indicates execution of an unimplemented or reserved I/O command has been attempted (M/IION low) and sets FT bit 5, or an attempt has been made to access an unimplemented memory address (M/IION high) and sets FT bit 8.

Provision for detection of these conditions has been made on the MA17503 in the form of a Bus Fault watchdog timer. If during an I/O or memory access cycle the system machine cycle completion circuitry or (EU)RDYN generation logic fails to provide the (EU)RDYN signal within the required amount of time, the Bus Fault watchdog timer will terminate the cycle by forcing IRDYN low and set the appropriate FT bit (FT5 if I/O, FT8 if memory). The minimum Bus Fault watchdog timeout period is one TCLK period, the maximum is two TCLK periods.

Setting FT bits 5 or 8 causes PIFN to drop low. This aborts the MIL-STD-1750A instruction during which the error occurred and branches execution to the machine error, level 1, interrupt service routine, if the interrupt is not masked. If the interrupt is masked, execution continues with the next instruction.

FT bit 5 and 8 are not latched during DMA or the Hold state (DMAKN or HLDACKN low).

#### 3.6.6 Programmed I/O Transmission Error ( $\overline{\text{PIOXE}}$ )

Input. A low on this input indicates a user defined error has occurred during an I/O transfer. This fault is latched into FT bit 6.

#### 3.6.7 Fault #7 ( $\overline{\text{FLT7}}$ )

Input. This is a user definable (spare) fault input. A low on this input sets FT bit 7.

#### 3.6.8 System Fault ( $\overline{\text{SYSF}}$ )

Input. A low on this input indicates a system Built-In Test error has occurred. This fault is latched into FT bits 13 and 15.

#### 3.6.9 Illegal Address ( $\overline{\text{ILLAD}}$ )

Output. The high-to-low transition of this output is used to latch the appropriate data into the MA17504 memory Fault Status Register (MFSR) when a FT bit 5 or 8 is set.

FT bits 5 and 8 are set by a low on the EXADEN input or by the Bus Fault watchdog timer overflow. FT bits 5 and 8 are not latched, and ILLADN is held high during DMA or the Hold state (DMAKN or HLDACKN low).

#### 3.6.10 Instruction Abort

Output. A low on this output effects a MIL-STD-1750A instruction abort. When a SYNCLKN high-to-low transition latches FT bit 0, 5, or 8, the following SYNCLKN high-to-low transition causes PIFN to drop low and remain low for one SYNCLKN period (except during DMA and the Hold state, i.e., DMAKN or HLDACKN low).

PIFN directs the MA17502 Control Unit to branch microcode execution to the interrupt vectoring routine for level 1 interrupt servicing. If the level 1 interrupt is masked, execution will resume with the next MIL-STD-1750A instruction.

PIFN causes the MA17501 Execution Unit to hold DSN and (EU)AS in their inactive state during the transition from error indication to the beginning of the interrupt servicing routine.

### 3.7 DMA Interface

The DMA Interface consists of the necessary handshake signals required to effect transfer of control from the MAS281 to a DMA controller and back again.

#### 3.7.1 DMA Transfer Enable ( $\overline{\text{DMAE}}$ )

Output. When this output is raised high via execution of the Internal I/O command DMAE, direct memory access requests will be acknowledged by the MAS281. If DMAE is low, direct memory access requests will not be acknowledged by the MAS281.

#### 3.7.2 DMA Transfer Request ( $\overline{\text{DMAR}}$ )

Input. A DMA controller pulls this input low to request control of the AD Bus and bus control signals for DMA transfers. DMARN is held low by the DMA controller for the duration of the DMA transfer, and the low-to-high transition indicates the DMA controller is finished using the AD Bus.

#### 3.7.3 DMA Transfer Request Acknowledge ( $\overline{\text{DMAK}}$ )

Output. The Interrupt Unit responds to a low on DMARN, if DMAE is high, by dropping DMAKN low at the SYNCLKN high-to-low transition.

### 3.8 Inter-Chip Control

The Inter-Chip Control signals are used to halt the processor (the three-chip set) during the DMA and HOLD cycles and during microcode testing.

#### 3.8.1 Processor Pause ( $\overline{\text{PAUSE}}$ )

Output. This output is low during DMA operations (DMAKN low). PAUSEN is used by the Interrupt Unit to reset and disable the Bus Fault Timeout circuitry. PAUSEN is also used by the MA17501 Execution Unit clock generation circuitry to produce an internal disable signal. This internal disable signal holds CLKPCN and SYCLK1N low and CLK02N high, which halts processing, and places the DSN, AS, IN/OPN, RD/WN, and M/ION output buffers, and the AD bus I/O buffers in the high-impedance state, and drop DDN and CDN low to allow DMA controller access to the MMU(BPU) in shared MMU(BPU) systems.

#### 3.8.2 Hold Acknowledge ( $\overline{\text{HLDK}}$ )

Input. HLDKAKN resets and disables the Bus Fault Timeout circuitry, causes DDN and CDN to be brought low, and prevents latching of microcode commands and decoding. The Execution Unit responds to a Hold state request (execution of BPT, or a low on HOLDN) by pulling HLDKAKN low.

#### 3.8.3 Microcode Stop ( $\overline{\text{MSTOP}}$ )

Input. MSTOPN allows microcode to be single-stepped during testing by Marconi Electronic Devices and should be pulled up to VDD in customer applications.

### 3.9 Timer Control

These Timer Control inputs allow external control of Timers A and B, the Trigger-Go Counter, and the Bus Fault Timeout circuitry.

#### 3.9.1 Disable Timers ( $\overline{\text{DTIMER}}$ )

Input. A low to this input disables Timers A and B and the Trigger-Go counter, and also disables DMA access by forcing DMAE low and DMAKN high. Raising DTIMERN high causes Timers A and B and the Trigger-Go counter to resume counting where they were stopped, and also allows normal DMA operations.

#### 3.9.2 Disable Bus-Fault Timeout ( $\overline{\text{DTO}}$ )

Input. A low to this input will reset and disable the Bus-fault timeout circuitry.

### 3.10 Discretes

Four discrete outputs are provided for system use, all of which are enabled or disabled or both via internal I/O commands.

#### 3.10.1 Trigger-Go Timer Overflow ( $\overline{\text{TGO}}$ )

Output. This output drops low whenever the Trigger-Go counter overflows (rolls over to 0000). It returns high when the Trigger-Go counter is reset by software using the GO internal I/O command.

#### 3.10.2 Normal Power-Up Indicator (NPU)

Output. This output is brought low via internal I/O command during module initialization as the first step of BIT. If BIT is completed successfully, NPU is raised high via microcode, and remains high until reset by software via the RNS internal I/O command.

#### Start-Up ROM Enable (SURE)

Output. This output is used to enable an externally implemented Start-Up ROM. SURE is brought high via the execution of the ESUR internal I/O command (done by microcode during initialization or by software), and remains high until it is reset by software by using the DSUR internal I/O command. While SURE is high, all memory reads shall access main memory. This feature is utilized via the MOV instruction to effect a non-volatile memory program transfer to faster program execution RAM.

#### Configuration Word Enable ( $\overline{\text{CONFW}}$ )

Output. This output is brought low during the data portion of an RCW (Read Configuration Word) internal I/O operation. It is used as an output enable strobe for the externally implemented Configuration Register. Because RCW is an internal I/O command, the read cycle is a fixed six (EU)OSC cycles and is terminated by IRDYN low. RDYN must not be asserted during execution of this command.

# MA17503

## MIL-STD-1750A

### Interrupt Unit

#### 4.0 Operating Modes

The following discussions detail the MAS281 chip set operating modes from the perspective of the Interrupt Unit. The MAS281 operating modes involving the MA17503 are: (1) initialization, (2) instruction execution, (3) interrupt servicing, (4) fault servicing, (5) DMA support, (6) Hold support, and (7) timer operations.

#### 4.1 Initialisation

A microcoded initialisation sequence is executed by the chip set in response to a hardware reset. This routine, as applicable to the Interrupt Unit, disables and masks interrupts, zeroes the Fault register, performs the MAS281 Integrated Built-In Test (BIT), raises the Start-Up ROM enable discrete (SURE), clears and starts timers A and B, resets the Trigger-Go counter, and disables DMA access. The resulting initialised state of the MA17503 is listed in Table 3.

The microcoded BIT exercises all legal microinstruction bit combinations and tests all internally accessible structures of the MAS281 chip set. For the Interrupt Unit this includes the MK, PI, and FT registers, Interrupt Enable/Disable, and Timers A and B. Table 4 details the tests performed by each of the five BIT routines.

If any part of BIT fails, an error code identifying the failed subroutine is loaded into FT bits 13-15, BIT is aborted with NPU left in the low state, initialization is completed, and instruction execution begins at address zero. The coding of the BIT results is shown in Table 4.

**NOTE:** To complete initialization and pass BIT, interrupt and fault inputs must be high for the duration of the initialization routine. In addition, timers A and B must be clocked for BIT success.

Item	Status
Fault (FT)	Zeroed
Pending Interrupt (PI)	Zeroed
Mask (MK)	Zeroed
Interrupts	Disabled
DMA Access	Disabled
Timer A	Reset and Started
Timer B	Reset and Started
Trigger-Go Timer	Reset and Started

Table 3. Interrupt Initialisation State

BIT	Test Coverage	BIT Fail Codes (FT <sub>13, 14, 15</sub> )	Cycles
1	Microcode Sequencer IB Register Control Barrel Shifter Byte Operations and Flags	100	221
2	Temporary Registers (T0 - T7) Microcode Flags Multiply Divide	101	166
3	Interrupt Unit - MK, PI, FT Enable/Disable Interrupts	111	214
4	Status Word Control User Flags General Registers (R0 - R15)	110	154
5	Timer A Timer B	111	763
-	BIT Pass/Fail Overhead	-	26

Note: BIT pass is indicated by all zeros in FT bits 13, 14, and 15

Table 4. MAS281 BIT Summary

### MIL-STD-1750A Interrupt Unit

#### 4.2 Instruction Execution

The MAS281 chip set will begin instruction execution upon the completion of initialization. The instruction execution operations that involve the Interrupt Unit are: (1) internal CPU cycles, (2) memory transfers, and (3) input/output transfers. Instruction execution can be interrupted at the end of any individual machine cycle by a DMA request (DMARN low with DMAE high) or at the conclusion of any given instruction by an Interrupt or Hold state request.

##### 4.2.1 Internal CPU Cycles

Microcode controlled IU functions are classified as internal CPU cycles. The IU interprets the three microcode bits, 4, 5, and 6, as a three bit instruction used for control of the FT, internal DMA interface, NPU discrete, and the interrupt priority vector code. The command is latched into the IU at the SYNCLKN high-to-low transition and decoded into control signals if INTREN is low. During these machine cycles, SYNCLKN is six (EU)OSC periods long. During internal CPU cycles, DSN and M/ION are held high by the Execution Unit, causing the IU to hold DDN high. Microcode bits 4, 5, and 6 are not latched or decoded during DMA or the Hold state (DMAKN or HLDACKN low).

##### 4.2.2 Memory Transfers

The IU takes a passive role during memory transfers, i.e., it only controls the DDN signal. Microcode bits 4, 5, and 6 are latched by the SYNCLKN high-to-low transition then bits 5 and 6 are decoded to control the DDN control signal in concert with DSN. If bits 5 and 6 are high (indicating a write), DSN is kept from affecting DDN, which remains high for the entire cycle. If either bit 5 or 6 is low, DSN is allowed to control DDN, which becomes a delayed version of DSN.

##### 4.2.3 Input/Output Transfers

The IU monitors all AD Bus traffic and controls the DDN output as specified. During cycles where M/ION is low, the IU decodes the address/command portion (SYNCLKN high) of the machine cycle. If one of the commands listed in Table 2 is encountered, the specific action takes place at the following SYNCLKN high-to-low transition; the exceptions being "GO" and "RCW". "GO" resets the Trigger-Go Timer at the SYNCLKN low-to-high transition and "RCW" drops CONFWN low during DSN low.

The read and write status word commands ("RSW", "WSW") cause IRDYN to drop low to complete the EU/MMU(BPU) machine cycle. IU decoded I/O command cycles are six (EU)OSC periods long (except for "RCW", there are five (EU)OSC periods).

#### 4.3 Interrupt Servicing

Nine user interrupt inputs and one dedicated input (OVIN) are provided for programmed response to asynchronous system events. A low on any of these inputs will be detected at the high-to-low transition of SYNCLKN and latched into the PI register on the following SYNCLKN high-to-low transition (with the exception of INT02N which is latched into PI when INT02N is first detected). This always occurs whether interrupts are enabled or disabled, or whether specific interrupts are masked or unmasked.

Each of the nine user interrupt inputs is buffered by a falling-edge detector to prevent repeat latching of requests held low longer than the first SYNCLKN high-to-low transition. An interrupt request input must go back to the high state before request on that input can be detected.

Command	M04, M05, M06
Load Fault Register From AD Bus	001
Read Interrupt Priority Vector Onto AD Bus	010
Raise Normal Power-up Discrete	011
Disable I/O Control of DMA Interface	100
Enable I/O Control of DMA Interface	101

Table 5. Interrupt Unit Microcode Commands

The output of the PI register is continually ANDed with the output of the MK register (level 0 interrupt is not maskable). If interrupts are enabled, and an unmasked interrupt is pending, the Interrupt Request (IRN) output to the Control Unit is asserted. This occurs when one or more interrupts are latched and unmasked. The unmasked pending interrupts are output to the priority encoder where the highest priority pending interrupt is encoded as a 4-bit vector.

**MIL-STD-1750A  
Interrupt Unit**

After the currently executing MIL-STD-1750A instruction is completed, the Control Unit checks the state of the IRN input. If IRN is asserted, a branch is made to the microcode interrupt service routine. During this routine, the priority encoder's 4-bit vector is read into the Execution Unit, where the vector is used to calculate the appropriate interrupt linkage and service pointers (Table 6). When the EU reads the interrupt priority vector from the IU, the interrupt being serviced is cleared from the PI. If no other interrupts are pending, this also causes the IRN signal to be deactivated.

**4.4 Fault Servicing**

Eight external fault inputs are provided to the interrupt unit. A low on any of these inputs is latched into the FT register at the high-to-low transition of SYNCLKN. The capture of one or more of these faults immediately sets pending interrupt level 1 (machine error) of the PI.

Anti-repeat logic between the FT and PI prevents latching more than a single interrupt into the PI before the user interrupt service routine has cleared the FT. The microcoded interrupt service routine reads the interrupt priority vector from the Interrupt Unit and clears the serviced interrupt from the PI. At this point the PI is ready to latch another interrupt into this bit.

When this microcoded service routing acts on a level 1 interrupt, it clears the PI bit 1, but the FT maintains the interrupting fault bit(s). Therefore, a level 1 interrupt would be latched again if there was no anti-repeat logic to prevent a never ending loop of interrupts from occurring.

Interrupts are serviced at the end of the currently executing instruction if not masked and if interrupts are enabled. System software servicing level 1 interrupts must clear the FT via the RCFR internal I/O command at some point in the routine to allow subsequent faults to latch a level 1 interrupt request. A non-destructive read of the FT is provided by the internal I/O command RFR, but this command should be used carefully.

Faults caused by a low on EXADEN, MPROEN, or Bus Fault Timer expiration (FT 0, 5, 8) require that the currently executing MIL-STD-1750A instruction be aborted. In order to accomplish this, the latching of faults 0, 5, or 8 causes the Interrupt Unit to assert the instruction abort (PIFN) output to both the Execution Unit and the Control Unit. Faults 0, 5, and 8 are not latched during DMA cycles or the Hold state (CDN low).

Interrupt Number	Function	Priority(1) Level	Maskable	Disability	Linkage Pointer	Service Pointer
0	Power Down	0	No	No	20	21
1	Machine Error	1	Yes	No	22	23
2	User 0	2	Yes	Yes	24	25
3	Floating Point Overflow	3	Yes	Yes	26	27
4	Fixed Point Overflow	4	Yes	Yes	28	29
5	Executive Call	5	No	No	2A	2B
6	Floating Point Underflow	6	Yes	Yes	2C	2D
7	Timer A	7	Yes	Yes	2E	2F
8	User 1	8	Yes	Yes	30	31
9	Timer B	9	Yes	Yes	32	33
10	User 2	10	Yes	Yes	34	35
11	User 3	11	Yes	Yes	36	37
12	I/O 1	12	Yes	Yes	38	39
13	User 4	13	Yes	Yes	3A	3B
14	I/O 2	14	Yes	Yes	3C	3D
15	User 5	15	Yes	Yes	3E	3F

Note: (1) Level 0 has highest priority, level 15 lowest.

Table 6. Interrupt Vector Assignments

#### 4.5 DMA Support

DMA data transfers are performed over the system AD bus under the control of the IU DMA interface logic. The user signals that DMA requests will be honored by setting the DMAE output high via the DMAE internal I/O command. The DMA controller may request use of the AD bus by pulling DMARN low, but, unless DMAE is high, all such requests will be ignored. DMARN is acknowledged by raising DMAKN low. This occurs at the first SYNCLKN high-to-low transition after DMARN is pulled low.

When a DMA request is acknowledged (DMAKN low), DDN is dropped low to direct the system data bus transceivers to drive the local AD bus, and CDN is dropped low to disable the control signal buffers. (It is necessary to use transceivers to buffer the control bus if a shared MMU(BPU) architecture is used, to allow the sharing device access to the MMU(BPU) functions).

When the DMA controller relinquishes control of the AD bus (by raising DMARN high), DMA operations are ended by raising DMAKN high at the next SYNCLKN high-to-low transition, and DDN and CDN then resume normal operation.

#### 4.6 Hold Support

The Hold interface is handled by the Execution Unit, but the Hold acknowledge (HLDACK) line is monitored by the Interrupt Unit. When HLDACK is active, the Interrupt Unit lowers DDN and CDN, resets and disables the Bus-Fault decoding (bits 4-6). When the Hold state is terminated, DDN and CDN resume normal operation.

#### 4.7 Timer Operations

Interval Timers A and B, the Trigger-Go Counter and the Bus-Fault timer are all implemented in the Interrupt Unit.

##### 4.7.1 Timers A and B

Timer A is clocked by the TCLK input (which is internally synchronized to SYNCLKN), whereas Timer B is clocked by an internally generated TCLK/10 (also internally synchronized to SYNCLKN). TCLK is required to be a 100-KHz pulse train by MIL-STD-1750A. If they are allowed to overflow. Timers A and B will set level 7 and level 9 interrupt requests, respectively. Each timer can be read, loaded, started, and stopped via internal I/O commands.

External control of Timers A and B can be accomplished by asserting the DTIMERN input. When DTIMERN is low, both timers will halt and all internally decoded internal I/O commands which would change their state are disabled (asserting DTIMERN low also disables DMA accesses by driving DMAE low and DMAKN high). Raising DTIMERN high allows normal operations to resume where they left off.

##### 4.7.2 Trigger-Go Counter

The Trigger-Go Counter is clocked by the TGCLK input. DTIMERN low disables and enables counter operations in the same way as Timers A and B. When the Trigger-Go counter overflows, the output discrete TGON drops low and remains low until the counter is reset via the "GO" internal I/O command.


##### 4.7.3 Bus-Fault Timer

This on-chip watchdog timer is provided to monitor all bus operations to ensure timely completion. This hardware timeout circuit is enabled at the start of each memory and I/O transfer (DSN high-to-low transition), and is reset on the following SYNCLKN high-to-low transition (an external ready (RDYN) must have been received by the Execution Unit for this to occur).

If this circuit is not reset within a minimum of one TCLK period or a maximum of two TCLK periods, either bit 3 (if a memory transaction) or bit 5 (if an I/O transaction) of the FT register is set. This causes the current MIL-STD-1750A instruction to be aborted as discussed above. This feature can be disabled externally by pulling DTON low and is not available during DMA or the Hold state (DMAKN or HLDACK low).

**5.0 Timing Characteristics**

This section provides the detailed timing specifications for the MA17503 Interrupt Unit. Figure 3 depicts the test loads used to obtain the timing data. Figures 4 through 15 depict the timing waveforms associated with various MA17503 signals. Table 7 lists values for the parameters specified in the timing waveforms. All timing values provided in Table 7 are valid over the full military temperature range (-55°C to +125°C), assume the recommended operating conditions, and are measured from 50% point to 50% point (50% of VDD supply voltage, unless otherwise specified). Crosshatching in Figures 4 through 15 indicates either a "don't care" state or indeterminate state.



\* Includes all jig and parasitic capacitance

Figure 3. Test Load





Figure 4. Microcode Operations






**Notes:**

1. Dashed timing lines indicate non-wait cycle timing.
2. Other output states:  
 $\overline{CD}$  = high  
 $\overline{IRDY}$  = high  
 $\overline{DMAK}$  = high  
 $\overline{PAUSE}$  = high
3. Other required input states:  
 $\overline{HLDAK}$  = high  
 $\overline{DMAR}$  = high

Figure 5. Write Transfer Timing


**MA17503**  
**MIL-STD-1750A**  
**Interrupt Unit**



**Notes:**

1. Dashed timing lines indicate non-wait cycle timing.
2. Other output states:  
 $\overline{CD}$  = high  
 $\overline{IRDY}$  = high  
 $\overline{DMAK}$  = high  
 $\overline{PAUSE}$  = high
3. Other required input states:  
 $\overline{HLDAK}$  = high  
 $\overline{DMAR}$  = high


Figure 6. Read Transfer Timing



**Notes:**

1. Other output states:
  - CD = high
  - PAUSE = high
  - DMAK = high
2. Other required input states:
  - HLDK = high
  - DMAR = high
  - RDY = high
3. XIO command, RNS.
4. XIO command, ESUR.
5. Data direction with reference to the Interrupt Unit.


*Figure 7. Internal I/O Timing - Write/Command*



Notes:

1. Other output states:  
 CD = high  
 PAUSE = high  
 DMAK = high
2. Other required input states:  
 HLDK = high  
 DMAR = high
3. Active during RCW XIO only
4. Data direction with reference to the Interrupt Unit.

Figure 8. Internal I/O Timing - Read




Notes:

1. Other required input:  
DTIMER = high
2. Other output:  
IRDY = high
3. DMAE is enabled and disabled by XIO commands DMAE and DMAD respectively if the DMA interface has been enabled via microcode.

Figure 9. DMA Access/Release Timing


**MA17503**  
**MIL-STD-1750A**  
**Interrupt Unit**



**Notes:**

1. 1750A instruction completed, microcode interrupt handling routine begins
2. 3rd machine cycle of microcode routine
3. Other output:  
 IRDY = high  
 CD = high  
 DMAK = high  
 PAUSE = high
4. The interrupt input must be detected high by a SYNCLK high-to-low transition (after a low on the interrupt input) before a new interrupt on said input will be detected.

*Figure 10. Interrupt Request Timing*




Notes:

1.  $2TCLK$   $\downarrow$  edges during a continuous  $\overline{DS} = \text{low}$  are necessary to cause a Bus Fault Timeout.
2. Other required input:  
 $\overline{DTO} = \text{high}$
3. Other output:  
 $\overline{DMAK} = \text{high}$   
 $\overline{PAUSE} = \text{high}$

Figure 11. Bus Fault Timeout Timing

**MA17503**  
**MIL-STD-1750A**  
**Interrupt Unit**




**Notes:**

1. Assumes only one fault input active at a time.
2. Buffered EXADE
3. Other output:  
 IRDY = high  
 CD = high

*Figure 12. Fault Capture Timing*






Note:  
1. Other output  
IRDY = high

Figure 13. Hold State Generation Timing


**MA17503**  
**MIL-STD-1750A**  
**Interrupt Unit**



Notes:

1. Other output  
 $\overline{\text{DMAK}}$  = high  
 $\overline{\text{IRDY}}$  = high
2. Other required input:  
 $\overline{\text{DMAR}}$  = high

Figure 14. Hold State Termination Timing



- Notes:
1. Other output  
IRDY = high
  2. TCLK/10 is the internally derived Timer B clock.
  3. Timers A and B are clocked on the second SYNC after TCLK setup time is satisfied.

Figure 15. Timer Operations

No.	Parameter	Test Condition <sup>(1)(2)</sup>	Min	Typ	Max <sup>(3)</sup>	Units
1	SYNCLK ↓ to Data Valid	Load 1	-		3r + 100	ns
2	Data Valid after SYNCLK ↓	Load 1	10		-	ns
3	SYNCLK ↑ to IRDY Valid	Load 1	-		50	ns
4	IRDY Valid after SYNCLK ↓	Load 1	10		-	ns
5	SYNCLK ↓ to IR Valid	Load 1	-		64	ns
6	IR Valid after SYNCLK ↓	Load 1	5		-	ns
7	SYNCLK ↓ to PIF Valid	Load 1	-		59	ns
8	PIF Valid after SYNCLK ↓	Load 1	5		-	ns
9	SYNCLK ↓ to SURE, NPU, PAUSE Valid	Load 1	-		85	ns
10	SURE, NPU, ILLAD, PAUSE Valid after SYNCLK ↓	Load 1	20		-	ns
11	SYNCLK ↓ to ILLAD ↑	Load 1	-		85	ns
12	TCLK ↓ to ILLAD ↓ (Bus Timeout)	Load 1	-		85	ns
13	EXADE to ILLAD Valid	Load 1	-		70	ns
14	TCLK ↓ to IRDY ↓ (Bus Timeout)	Load 1	-		50	ns
15	SYNCLK ↑ to CONFW Valid	Load 1	-		85	ns
16	CONFW Valid After SYNCLK ↓	Load 1	10		-	ns
17	SYNCLK ↓ to DMAE Valid	Load 1	-		85	ns
18	DMAE Valid after SYNCLK ↓	Load 1	5		-	ns
19	SYNCLK ↓ to DMAK Valid	Load 1	-		50	ns
20	DMAK Valid after SYNCLK ↓	Load 1	5		-	ns
21	DTIMER ↓ to DMAE ↓	Load 1	-		70	ns
22	DTIMER ↑ to DMAE ↑	Load 1	-		70	ns
23	DTIMER Setup to SYNCLK ↓		60		-	ns
24	DTIMER Hold after SYNCLK ↓		10		-	ns
25	DTIMER Setup to TGCLK ↑		60		-	ns
26	DTIMER Hold after TGCLK ↓		10		-	ns
27	TGCLK ↓ to TGO ↓	Load 1	-		150	ns
28	SYNCLK ↑ to TGO ↑	Load 1	-		100	ns
29	TGO Valid after SYNCLK ↑	Load 1	5		-	ns
30	DS ↓ to DD ↓	Load 1	-		55	ns
31	DS ↑ to DD ↑	Load 1	-		55	ns
32	DMAK to DD, CD Valid	Load 1	-		50	ns
33	HLDK to DD, CD Valid	Load 1	-		50	ns
34	DMAR Setup to SYNCLK ↓		30		-	ns
35	DMAR Hold after SYNCLK ↓		10		-	ns
36	DTO Setup to TCLK ↓		60		-	ns
37	DTO Hold after TCLK ↓		10		-	ns
38	Address/Command Setup to SYNCLK ↑		90		-	ns
39	Address/Command Hold after SYNCLK ↑		0		-	ns
40	Data Setup to SYNCLK ↓		90		-	ns
41	Data Hold after SYNCLK ↓		0		-	ns
42	Microcode Setup to SYNCLK ↓		10		-	ns
43	Microcode Hold after SYNCLK ↓		15		-	ns
44	Interrupts Setup to SYNCLK ↓		30		-	ns
45	Interrupts Hold after SYNCLK ↓		10		-	ns
46	Faults Setup to SYNCLK ↓		30		-	ns
47	Faults Hold after SYNCLK ↓		10		-	ns
48	Bus Fault Timeout Interval (4)		1		2	TCLK
49	SYNCLK ↓ to INTRE Valid	Load 1	-		60	ns
50	INTRE Valid after SYNCLK ↓	Load 1	5		-	ns
51	SYNCLK ↓ to MIO Valid	Load 1	-		70	ns
52	MIO Valid after SYNCLK ↓	Load 1	5		-	ns
53	SYNCLK ↓ to HLDK Valid	Load 1	-		20	ns
54	HLDK Valid after SYNCLK ↓	Load 1	-7		-	ns
55	TCLK Setup to SYNCLK ↓		30		-	ns
56	TCLK Hold after SYNCLK ↓		10		-	ns

(1) Tested at VDD = 4.5 V and 5.5 V.

(2) Unless otherwise noted: VIL ≥ 0.0 V, VIH ≤ 4.0 V timing measured from 50% to 50% points.

(3) r = 1 OSC period. 0.5r implies 50% OSC duty cycle.

(4) Data obtained by characterization or analysis; not routinely measured.

Table 7. Timing Parameter Values

#### 6.0 Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply voltage	-0.5	9	V
Input voltage	-0.3	$V_{DD} + 0.3$	V
Current through any pin	-20	20	mA
Operating temperature	-55	125	°C
Storage temperature	-65	150	°C

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions, or at any other condition above those indicated in the operations section of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute Maximum Ratings

#### 7.0 DC Electrical Characteristics

Symbol	Parameter	Condition	Total Dose Radiation Not Exceeding $3 \times 10^5$ RAD (Si)			Units
			Min.	Typ.	Max.	
$V_{DD}$	Supply voltage	-	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	-	2.0	-	-	V
$V_{IL}$	Input Low Voltage	-	-	-	0.8	V
$V_{OH}$	Output High Voltage	$I_{OH} = -1.4\text{mA}$	2.4	-	-	V
$V_{OL}$	Output low Voltage	$I_{OL} = 2.0\text{mA}$	-	-	0.4	V
$I_{IZ}$	Input Leakage Current	$V_{DD} = 5.5\text{V}$	-	-	$\pm 10$	$\mu\text{A}$
$I_{OZ}$	Output Leakage Current	$V_{DD} = 5.5\text{V}$	-	-	$\pm 20$	$\mu\text{A}$
$I_{DD}$	Power Supply Current	$f = 20\text{MHz}$	-	70	150	mA

$V_{DD} = 5\text{V} \pm 10\%$ , over full operating temperature range.

Table 9. Operating DC Electrical Characteristics


**MA17503**  
**MIL-STD-1750A**  
**Interrupt Unit**

**8.0 Packaging Information**

Ceramic Dual-in-line  
 (Package type C)


Ref.	Min.	Nom.	Max.
A			0.220
A <sub>1</sub>	0.015		0.060
b	0.014		0.023
c	0.008		0.014
D			3.232
e		0.100 typ.	
e <sub>1</sub>		0.900 typ.	
H	0.185		0.212
M <sub>E</sub>			0.926

DIMENSIONS IN INCHES



Figures 16a. Dimensioned Drawing

**MIL-STD-1750A  
Interrupt Unit**




1	ILLA0N	33	MSTOPN
2	DT0N	34	SURE
3	SYNCLKN	35	NPU
4	DSN	36	DDN
5	INTREN	37	DTIMERN
6	CONFWN	38	TGON
7	IRDYN	39	TGCLK
8	M/ION	40	CDN
9	DMAKN	41	PIFN
10	DMAE	42	MPROEN
11	DMARN	43	MPEN
12	M04	44	PIOPEN
13	M05	45	DMAPEN
14	M06	46	EXADEN
15	TCLK	47	PIOXEN
16	AD00	48	FLT7N
17	AD01	49	SYSFN
18	AD02	50	VDD
19	AD03	51	IRN
20	AD04	52	PAUSEN
21	AD05	53	OVI
22	AD06	54	PWRDN
23	AD07	55	INT02N
24	AD08	56	INT08N
25	AD09	57	INT10N
26	AD10	58	INT11N
27	AD11	59	IO11N
28	AD12	60	INT13N
29	AD13	61	IOI2N
30	AD14	62	INT15N
31	AD15	63	HLDAKN
32	GND	64	NC

Figures 16b. Pin Assignments


**MA17503**  
**MIL-STD-1750A**  
**Interrupt Unit**

**Leadless Chip Carrier**  
**(Package type L)**



*Figures 17a. Dimensioned Drawing*







1	ILLADN	33	MSTOPN
2	DTON	34	SURE
3	SYNCLKN	35	NPU
4	DSN	36	DDN
5	INTREN	37	DTIMERN
6	CONF WN	38	TGON
7	IRDYN	39	TGCLK
8	MION	40	CDN
9	DMAKN	41	PIFN
10	DMAL	42	MPROEN
11	DMARN	43	MPEN
12	M04	44	PIOPEN
13	M05	45	DMAPEX
14	M06	46	EXADLN
15	TCLK	47	PIOXEN
16	AD00	48	FLT7N
17	AD01	49	SYSFN
18	AD02	50	VDD
19	AD03	51	IRN
20	AD04	52	PAUSEN
21	AD05	53	OVI
22	AD06	54	PWRDN
23	AD07	55	INT02N
24	AD08	56	INT08N
25	AD09	57	INT10N
26	AD10	58	INT11N
27	AD11	59	IO11N
28	AD12	60	INT13N
29	AD13	61	IO12N
30	AD14	62	INT15N
31	AD15	63	HIDAKN
32	GND	64	NC

Figures 17b. Pin Assignments

Topbrazed Flatpack  
(Package type F)



Figures 18a. Dimensioned Drawing



Figures 18b. Pin Assignments

**9.0 Total Dose Radiation Testing**


For product procured to guaranteed total dose radiation levels, each wafer lot will be approved when all sample devices from each lot pass the total dose radiation test.

The sample devices will be subjected to the total dose radiation level (Cobalt-60 Source), defined by the ordering code, and must continue to meet the electrical parameters specified in the data sheet. Electrical tests, pre and post irradiation, will be read and recorded.

Total Dose (Function to specification, note 1)	3x10 <sup>5</sup> Rad(Si)
Transient Upset (Stored data loss)	1x10 <sup>10</sup> Rad(Si)/s
Transient Upset (Survivability)	> 1x10 <sup>12</sup> Rad(Si)/s
Neutron Hardness (Function to specification)	1x10 <sup>15</sup> neutrons/cm <sup>2</sup>
Latch-up	Not possible
Single Event Upset (note 2)	< 10 <sup>-10</sup> errors/bit day

Note 1. Typical performance only, for guaranteed levels see ordering information.  
2. GSO 10% Worst Case

#### 10.0 Ordering Information



For details of quality levels, See Marconi Electronic Devices 'Quality Assurance Standards Document, 1'.