

OKI semiconductor

MSM511002B

1,048,576-Word x 1-Bit DYNAMIC RAM

GENERAL DESCRIPTION

The MSM511002B is a new generation dynamic RAM organized as 1,048,576 words × 1 bit. The technology used to fabricate the MSM511002B is OKI's CMOS silicon gate process technology. The device operates at a single +5V power supply. Its I/O pins are TTL compatible.


4

FEATURES


- Silicon gate, quadruple polysilicon CMOS, 1-transistor memory cell
- 1,048,576 words × 1 bit
- Single +5V power supply, ±10% tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Family organization
- Refresh: 512 cycles/8 ms
- Common I/O capability using Early Write operation
- Static column mode, read/write capability
- \overline{CS} before \overline{RAS} refresh, Hidden refresh, \overline{RAS} -only refresh capability
- Gated \overline{CS}
- Built-in V_{BB} generator circuit

Family	Access Time (MAX)	Cycle Time (MIN)	Power Dissipation	
			Operating (MAX)	Standby (MAX)
MSM511002B-60	60ns	120ns	495mW	5.5mW
MSM511002B-70	70ns	130ns	440mW	
MSM511002B-80	80ns	150ns	385mW	
MSM511002B-10	100ns	190ns	330mW	

PIN CONFIGURATION (TOP VIEW)



FUNCTIONAL BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Conditions	Value	Unit
Voltage on any pin relative to VSS	VT	Ta=25°C	-1.0 to +7.0	V
Short circuit output current	Ios	Ta=25°C	50	mA
Power dissipation	PD	Ta=25°C	1	W
Operating temperature	Topr	-	0 to +70	°C
Storage temperature	Tstg	-	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

(Ta=0 to +70°C)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Supply voltage	VCC	-	4.5	5.0	5.5	V
	VSS	-	0	0	0	V
Input high voltage	VIH	-	2.4	-	6.5	V
Input low voltage	VIL	-	-1.0	-	0.8	V

DC CHARACTERISTICS

($V_{cc} = 5V \pm 10\%$, $T_a = 0$ to $+70^\circ C$)

Parameter	Symbol	Conditions	MSM 511002B-60		MSM 511002B-70		MSM 511002B-80		MSM 511002B-10		Unit	Notes
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Output high voltage	V_{OH}	$I_{OH} = -5.0mA$	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output low voltage	V_{OL}	$I_{OL} = 4.2mA$	0	0.4	0	0.4	0	0.4	0	0.4	V	
Input leakage current	I_{LI}	$0V \leq V_I \leq 6.5V$; all other pins not under test= $0V$	-10	10	-10	10	-10	10	-10	10	μA	
Output leakage current	I_{LO}	DOUT disable $0V \leq V_O \leq 5.5V$	-10	10	-10	10	-10	10	-10	10	μA	
Average power supply current*1, *2 (Operating)	I_{CC1}	\overline{RAS} , \overline{CS} cycling, $t_{RC} = \text{min}$	-	90	-	80	-	70	-	60	mA	
Power supply current*1 (Standby)	I_{CC2}	$\overline{RAS} = V_{IH}$	TTL	-	2	-	2	-	2	-	2	mA
		$\overline{CS} = V_{IH}$ DOUT=HZ		MOS	-	1	-	1	-	1	-	1
Average power supply current*1, *2 (\overline{RAS} -only refresh)	I_{CC3}	\overline{RAS} cycling, $\overline{CS} = V_{IH}$ $t_{RC} = \text{min}$	-	90	-	80	-	70	-	60	mA	
Average power supply current*1 (\overline{CS} before \overline{RAS} refresh)	I_{CC6}	\overline{RAS} cycling, \overline{CS} before \overline{RAS}	-	90	-	80	-	70	-	60	mA	
Average power supply current*1 (Static column mode)	I_{CC9}	$\overline{RAS} = V_{IL}$, \overline{CS} cycling $t_{SC} = \text{min}$	-	80	-	70	-	60	-	55	mA	

*1 : I_{CC} depends on output loading and cycle rates. Specified values are obtained with the output open.

*2 : Address can be changed less than three times while $RAS = V_{IL}$.

4

CAPACITANCE

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Conditions	TYP	MAX	Unit
Input capacitance(A0 to A9, DIN)	CIN1	—	—	6	pF
Input capacitance (RAS, CS, WE)	CIN2	—	—	7	pF
Output capacitance (Dout)	COUT	—	—	7	pF

AC CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^\circ C$)

Notes 1, 2, 3

Parameter	Symbol	MSM 511002B-60		MSM 511002B-70		MSM 511002B-80		MSM 511002B-10		Unit	Notes
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Refresh period	tREF	-	8	-	8	-	8	-	8	ms	
Random read or write cycle time	tRC	120	-	130	-	150	-	190	-	ns	
Read/write cycle time	tRWC	140	-	155	-	175	-	220	-	ns	
Static column mode cycle time	tSC	40	-	45	-	50	-	55	-	ns	
Static column mode read/write cycle time	tSRWC	65	-	70	-	80	-	100	-	ns	
Access time from \overline{RAS}	tRAC	-	60	-	70	-	80	-	100	ns	4,5,6
Access time from \overline{CS}	tCAC	-	15	-	20	-	20	-	25	ns	4,5
Access time from column address	tAA	-	30	-	35	-	40	-	50	ns	4,6,7
Access time from last write	tALW	-	60	-	65	-	75	-	95	ns	4,7
Output low impedance time from \overline{CS}	tCLZ	0	-	0	-	0	-	0	-	ns	4
Data output hold time reference to column address	tAOH	5	-	5	-	5	-	5	-	ns	
Data output enable time reference to \overline{WE}	tOW	-	25	-	30	-	30	-	30	ns	
Output buffer turn-off delay	tOFF	0	20	0	20	0	20	0	20	ns	
Transition time	tT	3	50	3	50	3	50	3	50	ns	3
\overline{RAS} precharge time	tRP	50	-	50	-	60	-	80	-	ns	
\overline{RAS} pulse width	tRAS	60	10000	70	10000	80	10000	100	10000	ns	
\overline{RAS} pulse width (Static column mode cycle only)	tRASC	60	100000	70	100000	80	100000	100	100000	ns	
\overline{RAS} hold time	tRSH	15	-	20	-	20	-	25	-	ns	
\overline{CS} precharge time (Static column mode)	tCP	10	-	10	-	10	-	10	-	ns	
\overline{CS} pulse width	tCS	15	10000	20	10000	20	10000	25	10000	ns	
\overline{CS} pulse width (Static column mode cycle only)	tCSC	15	100000	20	100000	20	100000	25	100000	ns	
\overline{CS} hold time	tCSH	60	-	70	-	80	-	100	-	ns	
\overline{RAS} to \overline{CS} delay time	tRCD	20	45	20	50	20	60	25	75	ns	5
\overline{RAS} to column address delay time	tRAD	15	30	15	35	15	40	20	50	ns	6
\overline{CS} to \overline{RAS} precharge time	tCRP	5	-	5	-	5	-	5	-	ns	
Row address set-up time	tASR	0	-	0	-	0	-	0	-	ns	

4

AC CHARACTERISTICS (CONT.)


Parameter	Symbol	MSM 511002B-60		MSM 511002B-70		MSM 511002B-80		MSM 511002B-10		Unit	Notes
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Row address hold time	t _{RAH}	10	-	10	-	10	-	15	-	ns	
Column address set-up time	t _{ASC}	0	-	0	-	0	-	0	-	ns	
Column address hold time	t _{CAH}	15	-	15	-	15	-	20	-	ns	
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	30	-	35	-	40	-	50	-	ns	
Column address hold time reference to $\overline{\text{RAS}}$ (WRITE CYCLE)	t _{AWR}	50	-	55	-	60	-	75	-	ns	
Column address hold time reference to $\overline{\text{RAS}}$	t _{AR}	75	-	85	-	95	-	115	-	ns	
Column address hold time reference to $\overline{\text{RAS}}$ precharge	t _{AH}	10	-	10	-	10	-	10	-	ns	
Column address hold time reference to $\overline{\text{WE}}$	t _{AHLW}	60	-	65	-	75	-	95	-	ns	
Last write to column address delay	t _{LWAD}	20	30	20	30	20	35	25	45	ns	7
Read command set-up time	t _{RCS}	0	-	0	-	0	-	0	-	ns	
Read command hold time reference to $\overline{\text{CS}}$	t _{RCH}	0	-	0	-	0	-	0	-	ns	9
Write command hold time from $\overline{\text{RAS}}$	t _{WCR}	50	-	55	-	60	-	75	-	ns	
Write command set-up time	t _{WCS}	0	-	0	-	0	-	0	-	ns	8
Write command pulse width	t _{WP}	10	-	15	-	15	-	20	-	ns	
Write invalid time	t _{WI}	10	-	10	-	10	-	10	-	ns	
Write command hold time (Dout disable)	t _{WCH}	10	-	15	-	15	-	20	-	ns	8
Data-in hold time from $\overline{\text{RAS}}$	t _{DHR}	50	-	55	-	60	-	75	-	ns	
Data output hold time reference to $\overline{\text{WE}}$	t _{WOH}	0	-	0	-	0	-	0	-	ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15	-	20	-	20	-	25	-	ns	
Write command to $\overline{\text{CS}}$ lead time	t _{CWL}	15	-	20	-	20	-	25	-	ns	
Data-in set-up time	t _{DS}	0	-	0	-	0	-	0	-	ns	
Data-in hold time	t _{DH}	15	-	15	-	15	-	20	-	ns	
$\overline{\text{CS}}$ to $\overline{\text{WE}}$ delay	t _{CWD}	15	-	20	-	20	-	25	-	ns	8
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t _{RWD}	60	-	70	-	80	-	100	-	ns	8
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	30	-	35	-	40	-	50	-	ns	8
$\overline{\text{RAS}}$ to second $\overline{\text{WE}}$ delay	t _{RSWD}	75	-	85	-	95	-	115	-	ns	

AC CHARACTERISTICS (CONT.)


Parameter	Symbol	MSM 511002B-60		MSM 511002B-70		MSM 511002B-80		MSM 511002B-10		Unit	Notes
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Read command hold time reference to $\overline{\text{RAS}}$	t_{RRH}	0	-	0	-	0	-	0	-	ns	9
RAS to $\overline{\text{CS}}$ set-up time (CS before RAS)	t_{CSR}	10	-	10	-	10	-	10	-	ns	
RAS to $\overline{\text{CS}}$ hold time (CS before RAS)	t_{CHR}	30	-	30	-	30	-	30	-	ns	
$\overline{\text{CS}}$ active delay from $\overline{\text{RAS}}$ precharge	t_{RPC}	10	-	10	-	10	-	10	-	ns	
$\overline{\text{CS}}$ precharge time (Refresh counter test)	t_{CPT}	40	-	40	-	40	-	50	-	ns	
$\overline{\text{CS}}$ precharge time	t_{CPN}	10	-	10	-	10	-	15	-	ns	

- Notes:**
1. An initial pause of 100 μ s is required after power-up followed by any 8RAS cycles (Example: $\overline{\text{RAS}}$ -only) before proper device operation is achieved.
 2. The AC characteristics assume the transition time (t_r)=5ns.
 3. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring of input signals. Transition times are measured between V_{IH} and V_{IL} .
 4. Measured with a load circuit equivalent to 2TTL + 100pF.
 5. Operation within the t_{RCO} (max.) limit insures that t_{ACC} (max.) can be met. t_{RCO} (max.) is specified as a reference point only; if t_{RCO} is greater than the specified t_{RCO} (max.) limit, access time is controlled exclusively by t_{CAC} .
 6. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max.) limit, access time is controlled exclusively by t_{AA} .
 7. Operation within the t_{LWAD} (max.) limit insures that t_{ALW} (max.) can be met. t_{LWAD} (max.) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max.) limit, access time is controlled exclusively by t_{AA} .
 8. t_{WCS} , t_{WH} , t_{CWD} , t_{RWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}$ (min.) and $t_{WH} \geq t_{WH}$ (min.), the cycle is an Early Write cycle and the data out pin remains open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}$ (min.), $t_{RWD} \geq t_{RWD}$ (min.) and $t_{AWD} \geq t_{AWD}$ (min.), the cycle is a read/write cycle and the data out contains data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


READ CYCLE




STATIC COLUMN MODE READ CYCLE




STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)



STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




STATIC COLUMN MODE READ/WRITE CYCLE




4


STATIC COLUMN MODE READ/WRITE MIXED CYCLE




RAS-ONLY REFRESH CYCLE




$\overline{\text{CS}}$ BEFORE $\overline{\text{RAS}}$ AUTO-REFRESH CYCLE



HIDDEN REFRESH READ CYCLE



HIDDEN REFRESH WRITE CYCLE



\overline{CS} BEFORE \overline{RAS} REFRESH COUNTER TEST

