


- Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Full Look-Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes:
 - Addition
 - Subtraction
 - Shift Operand A One Position
 - Magnitude Comparison
 - Plus Twelve Other Arithmetic Operations
- Logic Function Modes
 - Exclusive-OR
 - Comparator
 - AND, NAND, OR, NOR
- Dependable Texas Instruments Quality and Reliability

logic symbol †




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, JW, NT, and NW packages.


TYPICAL ADDITION TIMES (C_L = 15 pF, R_L = 280 Ω, T_A = 25°C)

NUMBER OF BITS	ADDITION TIMES			PACKAGE COUNT		CARRY METHOD BETWEEN ALUs
	USING 'AS1181 AND 'AS882	USING 'AS181A AND 'AS882	USING 'S181 AND 'S182	ARITHMETIC LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	
1 to 4	5 ns	5 ns	11 ns	1		NONE
5 to 8	10 ns	10 ns	18 ns	2		RIPPLE
9 to 16	14 ns	14 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	19 ns	19 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

SN54AS1181 . . . JT OR JW PACKAGE
SN74AS1181 . . . DW, NT, OR NW PACKAGE
(TOP VIEW)



SN54AS1181 . . . FK PACKAGE
SN74AS1181 . . . FN PACKAGE
(TOP VIEW)



NC - No internal connection

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1985, Texas Instruments Incorporated

SN54AS1181, SN74AS1181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

description

The 'AS1181 arithmetic logic units (ALU)/function generators have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54AS882 or SN74AS882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown previously illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'AS882 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 'AS1181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	$\bar{A}0$	$\bar{B}0$	$\bar{A}1$	$\bar{B}1$	$\bar{A}2$	$\bar{B}2$	$\bar{A}3$	$\bar{B}3$	$\bar{F}0$	$\bar{F}1$	$\bar{F}2$	$\bar{F}3$	C_n	C_{n+4}	\bar{P}	\bar{Q}
Active-high data (Table 2)	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	\bar{C}_n	\bar{C}_{n+4}	X	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $A - B - 1$, which requires an end-around or forced carry to provide $A - B$.

The 'AS1181 can also be utilized as a comparator. The $A = B$ output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality ($A = B$). The ALU must be in the subtract mode with $C_n = H$ when performing this comparison. The $A = B$ output is open-collector so that it can be wired-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select input S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT C_n	OUTPUT C_{n+4}	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
H	H	$A \geq B$	$A \leq B$
H	L	$A < B$	$A > B$
L	H	$A > B$	$A < B$
L	L	$A \leq B$	$A \geq B$

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

2

ALS and AS Circuits

signal designations

In both Figures 1 and 2, the polarity indicators (∇) indicate that the associated input or output is active-low with respect to the function shown inside the symbol and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'AS1181 together with 'AS882 and 'S182 can be used with the signal designation of either Figure 1 or Figure 2.




FIGURE 1
(USE WITH TABLE 1)




FIGURE 2
(USE WITH TABLE 2)

Pin numbers shown for the 'AS1181 are for DW, JT, JW, NT, and NW packages.

SN54AS1181, SN74AS1181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

2

ALS and AS Circuits

TABLE 1

SELECTION				ACTIVE-LOW DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
					C _n = L (no carry)	C _n = H (with carry)
S3	S2	S1	S0			
L	L	L	L	$F = \bar{A}$	$F = A \text{ MINUS } 1$	$F = A$
L	L	L	H	$F = \bar{A}\bar{B}$	$F = AB \text{ MINUS } 1$	$F = AB$
L	L	H	L	$F = \bar{A} + B$	$F = \bar{A}\bar{B} \text{ MINUS } 1$	$F = \bar{A}\bar{B}$
L	L	H	H	$F = 1$	$F = \text{MINUS } 1 \text{ (2's COMP)}$	$F = \text{ZERO}$
L	H	L	L	$F = \bar{A} + \bar{B}$	$F = A \text{ PLUS } (A + \bar{B})$	$F = A \text{ PLUS } (A + \bar{B}) \text{ PLUS } 1$
L	H	L	H	$F = \bar{B}$	$F = AB \text{ PLUS } (A + \bar{B})$	$F = AB \text{ PLUS } (A + \bar{B}) \text{ PLUS } 1$
L	H	H	L	$F = A \oplus B$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L	H	H	H	$F = A + \bar{B}$	$F = A + \bar{B}$	$F = (A + \bar{B}) \text{ PLUS } 1$
H	L	L	L	$F = \bar{A}\bar{B}$	$F = A \text{ PLUS } (A + B)$	$F = A \text{ PLUS } (A + B) \text{ PLUS } 1$
H	L	L	H	$F = A \oplus B$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H	L	H	L	$F = B$	$F = \bar{A}\bar{B} \text{ PLUS } (A + B)$	$F = \bar{A}\bar{B} \text{ PLUS } (A + B) \text{ PLUS } 1$
H	L	H	H	$F = A + B$	$F = (A + B)$	$F = (A + B) \text{ PLUS } 1$
H	H	L	L	$F = 0$	$F = A \text{ PLUS } A^{\dagger}$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H	H	L	H	$F = \bar{A}\bar{B}$	$F = AB \text{ PLUS } A$	$F = AB \text{ PLUS } A \text{ PLUS } 1$
H	H	H	L	$F = AB$	$F = \bar{A}\bar{B} \text{ PLUS } A$	$F = \bar{A}\bar{B} \text{ PLUS } A \text{ PLUS } 1$
H	H	H	H	$F = A$	$F = A$	$F = A \text{ PLUS } 1$


TABLE 2

SELECTION				ACTIVE-HIGH DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
					C _n = H (no carry)	C _n = L (with carry)
S3	S2	S1	S0			
L	L	L	L	$F = \bar{A}$	$F = A$	$F = A \text{ PLUS } 1$
L	L	L	H	$F = \bar{A} + \bar{B}$	$F = A + B$	$F = (A + B) \text{ PLUS } 1$
L	L	H	L	$F = \bar{A}\bar{B}$	$F = A + \bar{B}$	$F = (A + \bar{B}) \text{ PLUS } 1$
L	L	H	H	$F = 0$	$F = \text{MINUS } 1 \text{ (2's COMPL)}$	$F = \text{ZERO}$
L	H	L	L	$F = \bar{A}\bar{B}$	$F = A \text{ PLUS } \bar{A}\bar{B}$	$F = A \text{ PLUS } \bar{A}\bar{B} \text{ PLUS } 1$
L	H	L	H	$F = \bar{B}$	$F = (A + B) \text{ PLUS } \bar{A}\bar{B}$	$F = (A + B) \text{ PLUS } \bar{A}\bar{B} \text{ PLUS } 1$
L	H	H	L	$F = A \oplus B$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L	H	H	H	$F = \bar{A}\bar{B}$	$F = \bar{A}\bar{B} \text{ MINUS } 1$	$F = \bar{A}\bar{B}$
H	L	L	L	$F = \bar{A} + B$	$F = A \text{ PLUS } AB$	$F = A \text{ PLUS } AB \text{ PLUS } 1$
H	L	L	H	$F = A \oplus B$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H	L	H	L	$F = B$	$F = (A + \bar{B}) \text{ PLUS } AB$	$F = (A + \bar{B}) \text{ PLUS } AB \text{ PLUS } 1$
H	L	H	H	$F = AB$	$F = AB \text{ MINUS } 1$	$F = AB$
H	H	L	L	$F = 1$	$F = A \text{ PLUS } A^{\dagger}$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H	H	L	H	$F = A + \bar{B}$	$F = (A + B) \text{ PLUS } A$	$F = (A + B) \text{ PLUS } A \text{ PLUS } 1$
H	H	H	L	$F = A + B$	$F = (A + \bar{B}) \text{ PLUS } A$	$F = (A + \bar{B}) \text{ PLUS } A \text{ PLUS } 1$
H	H	H	H	$F = A$	$F = A \text{ MINUS } 1$	$F = A$

[†]Each bit is shifted to the next more significant position.

SN54AS1181, SN74AS1181
 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

logic diagram (positive logic)



Pin numbers shown are for DW, JT, JW, NT, and NW packages.

SN54AS1181, SN74AS1181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage (A = B output only)	7 V
Operating free-air temperature range: SN54AS1181	-55°C to 125°C
SN74AS1181	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		SN54AS1181			SN74AS1181			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.8			0.8			V
V_{OH}	High-level output voltage	A = B output only 5.5			5.5			V
I_{OH}	High-level output current	All outputs except A = B and \bar{G}			-2			mA
		\bar{G} output			-3			mA
I_{OL}	Low-level output current	All outputs except \bar{G}			20			mA
		\bar{G} output			48			mA
T_A	Operating free-air temperature	-55	125		0	70		°C

2

ALS and AS Circuits

SN54AS1181, SN74AS1181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS1181			SN74AS1181			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	Any output except A = B	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -2 mA		V _{CC} - 2		V _{CC} - 2		V
	\bar{G}	V _{CC} = 4.5 V, I _{OH} = -3 mA		2.4	3	2.4	3	V
I _{OH}	A = B	V _{CC} = 4.5 V, V _{OH} = 5.5 V		0.1		0.1		mA
V _{OL}	Any output except \bar{G}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.3	0.5	0.3	0.5	V
	\bar{G}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.4	0.5	0.4	0.5	V
I _I	M input	V _{CC} = 5.5 V, V _I = 7 V		0.1		0.1		mA
	Any A or B input			0.3		0.3		
	Any S input			0.4		0.4		
	Carry input			0.6		0.6		
I _{IH}	M input	V _{CC} = 5.5 V, V _I = 2.7 V		20		20		μA
	Any A or B input			60		60		
	Any S input			80		80		
	Carry input			120		120		
I _{IL}	M input	V _{CC} = 5.5 V, V _I = 0.4 V		-0.5		-0.5		mA
	Any A or B input			-1.5		-1.5		
	Any S input			-2		-2		
	Carry input			-3		-3		
I _O [‡]	All outputs except A = B and \bar{G}	V _{CC} = 5.5 V, V _O = 2.25 V		-30	-112	-30	-112	mA
	\bar{G}			-30	-125	-30	-125	
I _{CC}	V _{CC} = 5.5 V			74	117	74	117	mA

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

2

ALS and AS Circuits

SN54AS1181, SN74AS1181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
				SN54AS1181		SN74AS1181		
				MIN	MAX	MIN	MAX	
t_{PLH}	C_n	C_{n+4}		3	9	3	8.5	ns
t_{PHL}				2	7	2	6.5	
t_{PLH}	Any \overline{A} or \overline{B}	C_{n+4}	$M = 0 \text{ V, } S1 = S2 = 0 \text{ V,}$ $S0 = S3 = 4.5 \text{ V (SUM mode)}$	3.5	13	5	12	ns
t_{PHL}				3.5	12.5	5	12	
t_{PLH}	Any \overline{A} or \overline{B}	C_{n+4}	$M = 0 \text{ V, } S0 = S3 = 0 \text{ V,}$ $S1 = S2 = 4.5 \text{ V (DIFF mode)}$	5	14.5	5	13	ns
t_{PHL}				5	13.5	5	12.5	
t_{PLH}	C_n	Any \overline{F}	$M = 0 \text{ V (SUM or DIFF mode)}$	3	10.5	3	9	ns
t_{PHL}				3	8	3	7.5	
t_{PLH}	Any \overline{A} or \overline{B}	\overline{G}	$M = 0 \text{ V, } S1 = S2 = 0 \text{ V,}$ $S0 = S3 = 4.5 \text{ V (SUM mode)}$	3	8.5	3	8	ns
t_{PHL}				2	7	2	6	
t_{PLH}	Any \overline{A} or \overline{B}	\overline{G}	$M = 0 \text{ V, } S0 = S3 = 0 \text{ V,}$ $S1 = S2 = 4.5 \text{ V (DIFF mode)}$	3	10.5	3	9.5	ns
t_{PHL}				2	9	2	7	
t_{PLH}	Any \overline{A} or \overline{B}	\overline{P}	$M = 0 \text{ V, } S1 = S2 = 0 \text{ V,}$ $S0 = S3 = 4.5 \text{ V (SUM mode)}$	3	8.5	3	7.5	ns
t_{PHL}				2	7.5	2	6	
t_{PLH}	Any \overline{A} or \overline{B}	\overline{P}	$M = 0 \text{ V, } S0 = S3 = 0 \text{ V,}$ $S1 = S2 = 4.5 \text{ V (DIFF mode)}$	3	10.5	3	9	ns
t_{PHL}				3	8.5	3	8	
t_{PLH}	Ai or Bi	\overline{F}_i	$M = 0 \text{ V, } S1 = S2 = 0 \text{ V,}$ $S0 = S3 = 4.5 \text{ V (SUM mode)}$	3	11	3	9.5	ns
t_{PHL}				3	9	3	7.5	
t_{PLH}	Ai or Bi	\overline{F}_i	$M = 0 \text{ V, } S0 = S3 = 0 \text{ V,}$ $S1 = S2 = 4.5 \text{ V (DIFF mode)}$	3	12	3	10.5	ns
t_{PHL}				3	11	3	9.5	
t_{PLH}	Any \overline{A} or \overline{B}	Any \overline{F}	$M = 0 \text{ V, } S1 = S2 = 0 \text{ V,}$ $S0 = S3 = 4.5 \text{ V (SUM mode)}$	3	13.5	3	12	ns
t_{PHL}				3	13	3	11.5	
t_{PLH}	Any \overline{A} or \overline{B}	Any \overline{F}	$M = 0 \text{ V, } S0 = S3 = 0 \text{ V,}$ $S1 = S2 = 4.5 \text{ V (DIFF mode)}$	3	16	3	14.5	ns
t_{PHL}				3	13	3	12.5	
t_{PLH}	Ai or Bi	\overline{F}_i	$M = 4.5 \text{ V (LOGIC mode)}$	3	12.5	3	11	ns
t_{PHL}				3	10	3	9.5	
t_{PLH}	Any \overline{A} or \overline{B}	$A = B$	$M = 0 \text{ V, } S0 = S3 = 0 \text{ V,}$ $S1 = S2 = 4.5 \text{ V (DIFF mode)}$	4	19	4	17	ns
t_{PHL}				5	18.5	5	15	
t_{PLH}	Any S	Any \overline{F}	$M = 0 \text{ V (ARITH mode)}$	3	12.5	3	11	ns
t_{PHL}				3	11.5	3	11	
t_{PLH}	Any S	$A = B$	$M = 0 \text{ V (ARITH mode)}$	5	20	5	18	ns
t_{PHL}				5	21	5	18	
t_{PLH}	Any S	C_{n+4}	$M = 4.5 \text{ V (LOGIC mode)}$	2	16.5	4.5	15.5	ns
t_{PHL}				3	12.5	3	12	
t_{PLH}	Any S	\overline{G}	$M = 0 \text{ V (ARITH mode)}$	3	9.5	3	9	ns
t_{PHL}				2	6.5	2	6	
t_{PLH}	Any S	\overline{P}	$M = 4.5 \text{ V (LOGIC mode)}$	3	8.5	3	7.5	ns
t_{PHL}				2	6.5	2	6.5	
t_{PLH}	M	Any \overline{F}	$S1 = S2 = 0 \text{ V,}$ $S0 = S3 = 4.5 \text{ V (SUM mode)}$	5	12	5	11.5	ns
t_{PHL}				5	12	5	11.5	
t_{PLH}	M	$A = B$	$S1 = S2 = 0 \text{ V,}$ $S0 = S3 = 4.5 \text{ V (SUM mode)}$	7	19	7	17.5	ns
t_{PHL}				8	21	8	17.5	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE
 FUNCTION INPUTS: S0 - S3 = 4.5 V, S1 - S2 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t_{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_i	In-Phase
t_{PHL}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_i	In-Phase
t_{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_i	In-Phase
t_{PHL}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_i	In-Phase
t_{PLH}	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}	In-Phase
t_{PHL}	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}	In-Phase
t_{PLH}	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}	In-Phase
t_{PHL}	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}	In-Phase
t_{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}	Remaining \bar{A} , C_n	\bar{G}	In-Phase
t_{PHL}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}	Remaining \bar{A} , C_n	\bar{G}	In-Phase
t_{PLH}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{B}	Remaining \bar{A} , C_n	\bar{G}	In-Phase
t_{PHL}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{B}	Remaining \bar{A} , C_n	\bar{G}	In-Phase
t_{PLH}	C_n	None	None	All \bar{A}	All \bar{B}	Any \bar{F} or C_{n+4}	In-Phase
t_{PHL}	C_n	None	None	All \bar{A}	All \bar{B}	Any \bar{F} or C_{n+4}	In-Phase
t_{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}	Remaining \bar{A} , C_n	C_{n+4}	Out-of-Phase
t_{PHL}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}	Remaining \bar{A} , C_n	C_{n+4}	Out-of-Phase
t_{PLH}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{B}	Remaining \bar{A} , C_n	C_{n+4}	Out-of-Phase
t_{PHL}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{B}	Remaining \bar{A} , C_n	C_{n+4}	Out-of-Phase
t_{PLH}	Any \bar{A}	None	\bar{B}_i	Remaining \bar{B} , \bar{A}_3	Remaining \bar{A} , C_n	Any \bar{F}	In-Phase
t_{PHL}	Any \bar{A}	None	\bar{B}_i	Remaining \bar{B} , \bar{A}_3	Remaining \bar{A} , C_n	Any \bar{F}	In-Phase
t_{PLH}	Any \bar{B}	None	\bar{A}_i	Remaining \bar{A} , \bar{B}_3	Remaining \bar{B} , C_n	Any \bar{F}	In-Phase
t_{PHL}	Any \bar{B}	None	\bar{A}_i	Remaining \bar{A} , \bar{B}_3	Remaining \bar{B} , C_n	Any \bar{F}	In-Phase

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2
ALS and AS Circuits

SN54AS1181, SN74AS1181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

PARAMETER MEASUREMENT INFORMATION

DIFF MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A}	Remaining \bar{B} , C_n	\bar{F}_i	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A}	Remaining \bar{B} , C_n	\bar{F}_i	Out-of-Phase
t _{PHL}							
t _{PLH}	\bar{A}_i	None	\bar{B}_i	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}	Out-of-Phase
t _{PHL}							
t _{PLH}	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{G}	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	None	\bar{A}_i	None	Remaining \bar{A} and \bar{B} , C_n	\bar{G}	Out-of-Phase
t _{PHL}							
t _{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A}	Remaining \bar{B} , C_n	A = B	In-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A}	Remaining \bar{B} , C_n	A = B	Out-of-Phase
t _{PHL}							
t _{PLH}	C_n	None	None	All \bar{A} and \bar{B}	None	C_{n+4} or any \bar{F}	In-Phase
t _{PHL}							
t _{PLH}	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} , \bar{B} , C_n	C_{n+4}	Out-of-Phase
t _{PHL}							
t _{PLH}	\bar{B}_i	None	\bar{A}_i	None	Remaining \bar{A} , \bar{B} , C_n	C_{n+4}	In-Phase
t _{PHL}							
t _{PLH}	Any \bar{A}	\bar{B}_i	None	\bar{A}_3	Remaining \bar{A} , \bar{B} , C_n	Any \bar{F}	In-Phase
t _{PHL}							
t _{PLH}	Any \bar{B}	None	\bar{A}_i	\bar{A}_3	Remaining \bar{A} , \bar{B} , C_n	Any \bar{F}	Out-of-Phase
t _{PHL}							

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2

ALS and AS Circuits

PARAMETER MEASUREMENT INFORMATION

LOGIC MODE TEST TABLE
FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t_{PLH}	\bar{A}_i	\bar{B}	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{F}_i	Out-of-Phase
t_{PHL}	\bar{A}_i	\bar{B}	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{F}_i	Out-of-Phase
t_{PLH}	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{F}_i	Out-of-Phase
t_{PHL}	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{F}_i	Out-of-Phase

INPUT BITS EQUAL/NOT EQUAL TEST TABLE
FUNCTION INPUTS: S0 = S3 = M = 4.5 V, S1 = S2 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t_{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B} , C_n	None	\bar{P}	Out-of-Phase
t_{PHL}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B} , C_n	None	\bar{P}	Out-of-Phase
t_{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B} , C_n	None	\bar{P}	Out-of-Phase
t_{PHL}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B} , C_n	None	\bar{P}	Out-of-Phase
t_{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A} and \bar{B} , C_n	None	\bar{P}	In-Phase
t_{PHL}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A} and \bar{B} , C_n	None	\bar{P}	In-Phase
t_{PLH}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{A} and \bar{B} , C_n	None	\bar{P}	In-Phase
t_{PHL}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{A} and \bar{B} , C_n	None	\bar{P}	In-Phase
t_{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B} , C_n	None	$C_n + 4$	In-Phase
t_{PHL}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B} , C_n	None	$C_n + 4$	In-Phase
t_{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B} , C_n	None	$C_n + 4$	In-Phase
t_{PHL}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B} , C_n	None	$C_n + 4$	In-Phase
t_{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A} and \bar{B} , C_n	None	$C_n + 4$	Out-of-Phase
t_{PHL}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A} and \bar{B} , C_n	None	$C_n + 4$	Out-of-Phase
t_{PLH}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{A} and \bar{B} , C_n	None	$C_n + 4$	Out-of-Phase
t_{PHL}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{A} and \bar{B} , C_n	None	$C_n + 4$	Out-of-Phase

INPUT PAIRS HIGH/NOT HIGH TEST TABLE
FUNCTION INPUTS: S2 = M = 4.5 V, S0 = S1 = S3 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t_{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} , C_n	Remaining \bar{B}	\bar{P}	In-Phase
t_{PHL}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} , C_n	Remaining \bar{B}	\bar{P}	In-Phase
t_{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{B} , C_n	Remaining \bar{A}	\bar{P}	In-Phase
t_{PHL}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{B} , C_n	Remaining \bar{A}	\bar{P}	In-Phase
t_{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} , C_n	Remaining \bar{B}	$C_n + 4$	Out-of-Phase
t_{PHL}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} , C_n	Remaining \bar{B}	$C_n + 4$	Out-of-Phase
t_{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{B} , C_n	Remaining \bar{A}	$C_n + 4$	Out-of-Phase
t_{PHL}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{B} , C_n	Remaining \bar{A}	$C_n + 4$	Out-of-Phase

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54AS1181, SN74AS1181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

PARAMETER MEASUREMENT INFORMATION

SELECT INPUT/LOGIC MODE TEST TABLE
 FUNCTION INPUTS: M = 4.5 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	Any	—	—	Remaining \bar{B}	$\bar{A}, \bar{B}0, C_n$	C_{n+4}	Out-of-Phase
t _{PHL}	S	—	—				
t _{PLH}	Any	—	—	$\bar{B}, \bar{A}2$	Remaining \bar{A}, C_n	\bar{F}	In-Phase
t _{PHL}	S	—	—				

SELECT INPUT/ARITH MODE TEST TABLE
 FUNCTION INPUTS: M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	Any	—	—	Remaining \bar{A} and \bar{B}, C_n	$\bar{A}0, \bar{B}0$	Any \bar{F}	In-Phase
t _{PHL}	S	—	—				
t _{PLH}	Any	—	—	Remaining \bar{A} and \bar{B}, C_n	$\bar{A}0, \bar{B}0$	A = B	In-Phase
t _{PHL}	S	—	—				
t _{PLH}	Any	—	—	Remaining \bar{A} and \bar{B}, C_n	$\bar{A}0, \bar{B}0$	\bar{G}	In-Phase
t _{PHL}	S	—	—				

MODE INPUT/ \bar{SUM} MODE TEST TABLE
 FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	M	—	—	Remaining \bar{A} and \bar{B}	$\bar{B}2, \bar{A}2, C_n$	Any \bar{F}	In-Phase
t _{PHL}		—	—				
t _{PLH}	M	—	—	Remaining \bar{A} and \bar{B}	$\bar{B}1, \bar{A}1, C_n$	A = B	In-Phase
t _{PHL}		—	—				

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2

ALS and AS Circuits