

5. AC/DC Specification :

This section gives the AC and DC specification for R4762.


5.1. AC Specification :

Signal	T_{setup}	T_{hold}	$T_{clk-to-Q}$
HOST BUS :			
SYSAD	2.0 - 3.5 ns	2.0 - 3.5 ns	12.15 - 6.03
SYSCMD	2.0 - 3.5 ns	2.0 - 3.5 ns	11.53 - 5.80
SYSADC	2.0 - 3.5 ns	2.0 - 3.5 ns	13.27 - 6.27
SYSCMDP	2.0 - 3.5 ns	2.0 - 3.5 ns	11.13 - 5.21
VALIDOUT	2.0 - 3.5 ns	2.0 - 3.5 ns	-
VALID_IN2nn	2.0 - 3.5 ns	2.0 - 3.5 ns	-
VALID_OUT2nn	2.0 - 3.5 ns	2.0 - 3.5 ns	11.36 - 5.80
BUSYnn	2.0 - 3.5 ns	2.0 - 3.5 ns	10.99 - 5.62
BUSREQnn	2.0 - 3.5 ns	2.0 - 3.5 ns	13.15 - 6.64
BUSACKnn	2.0 - 3.5 ns	2.0 - 3.5 ns	-
PCI BUS :	2.0 - 3.5 ns	2.0 - 3.5 ns	-
AD	7.0 ns	0 ns	11.0 - 6.5ns
CBEnn	7.0 ns	0 ns	11.0 - 6.5ns
FRAMEnn	7.0 ns	0 ns	11.0 - 6.5ns
DEVSELnn	7.0 ns	0 ns	11.0 - 6.5ns
IRDYnn	7.0 ns	0 ns	11.0 - 6.5ns
TRDYnn	7.0 ns	0 ns	11.0 - 6.5ns
STOPnn	7.0 ns	0 ns	11.0 - 6.5ns
PERRnn	7.0 ns	0 ns	11.0 - 6.5ns
SERRnn	7.0 ns	0 ns	11.0 - 6.5ns
PAR	7.0 ns	0 ns	11.0 - 6.5ns
IDSEL	7.0 ns	0 ns	-
LOCKnn	7.0 ns	0 ns	-
R4762_REQnn	7.0 ns	0 ns	11.0 - 6.5ns
R4762_GNTnn	7.0 ns	0 ns	11.0 - 6.5ns
REQ[4:0]	7.0 ns	0 ns	11.0 - 6.5ns
GNT[4:0]	7.0 ns	0 ns	11.0 - 6.5ns

5.2. DC Specification :

Signal	DC Drive Capability
SYSAD, SYSCMD, SYSCMDP, SYSADC	8 mA, CMOS 3-state Output
VALID_OUT2nn, BUSYnn	8mA, CMOS Output

PREFETCH FOR TARGET READS




↑
SXI2 DRIVES
ADDRESS,
WITH VALID_OUT2m
ASSERTED

↑
SXI1 DRIVES
READ DATA
WITH VALID_IN2m
ASSERTED

↑
LAST IDENTIFIER
DATA

↑
BUS_REQm DEASSERTED
SXI1 RETURNS
CPU BUS

LONG BURST WRITE FOLLOWED BY HEAD




LONG BURST WRITE

STOPS TO TRGET REND (RETRY)

DATA PHASE1 UNLOADING DATA
DATA PHASE2 WRITE DATA

BACK2BACK READ

- AD[31:0]
- CBEN[3:0]
- FRAMEM
- DEVSELn
- IRDYn
- TRDYn
- STOPn
- CLOCK
- SYSAD[63:0]
- SYSCMD[8:0]
- VALIDIN_
- EXT_REQ_
- RELEASE_
- PCLOCK
- BUS_ACKm
- BUS_REQm
- VALID_OUT2m
- VALID_IN2m




TARGET WRITES ON PCI BUS

38000000 39000000 40000000 41000000

AD[31:0]
CBEN[3:0]
FRAMEN
DEVSELn
IRDYn
TRDYn
STOPn
CLOCK

ADDRESS = 32h 3000-02 F0

AT 16 BYTE BOUNDARY
FOR TARGET WRITES



TARGET WRITES ON HOST BUS

AD[31:0] 37899999 | 38000000 | 39000000 | 40000000 | 41000000 | 42000000 | 43000000 | 44000000 | 45000000
CBEN[3:0] 0 7 8 9 A 0 7 8 9

FRAMEN

DEVSELm

IRDYm

TRDYm

STOPm

CLOCK

SYSAD[63:0]

SYSCMD[8:0]

VALIDIN

EXT_REQ

RELEASE


PCLOCK

BUS_ACKm


BUS_REQm

VALID_OUT2m

VALID_IN2m



CONFIGURATION FROM HOST | 26500000 | 27000000 | 27500000 | 28000000 |



DOES NOT
SUPPORT BURST
WRITES
MUST CONFIGURE
EACH REGISTER
BY A SINGLE DWARD
WRITE

BURST CONFIGURATION FROM PCI 36900000 37000000 38000000 39000000 40000000 41000000

