#### Data Sheet **Freescale Semiconductor** Data Sheet **Freescale Semiconductor**

#### **DDR Controller Low-Cost 16-bit DSP with DDR Controller Low-Cost 16-bit DOP with**



- 8 Kbyte boot ROM. 8 Kbyte boot ROM. processing modes. processing modes.
- AHB-Lite crossbar switch that allows parallel data transfers connects to an AHB-Lite bus; fixed or round robin priority each slave port; low power mode each slave port; low power mode. programmable at each slave port; programmable bus parking at programmable at each slave port; programmable bus parking at connects to an AHB-Lite bus; fixed or round robin priority between four master ports and six slave ports, where each port between four master ports and six slave ports, where each port AHB-Lite crossbar switch that allows parallel data transfers
- Internal PLL generates up to 266 MHz clock for the SC1400 core Internal PLL generates up to 266 MHz clock for the SC1400 core other peripherals. other peripherals. and up to 133 MHz for the crossbar switch, DMA channels, and and up to 133 MHz for the crossbar switch, DMA channels, and
- Clock synthesis module provides predivision of PLL input clock; independent shutdown of different regions of the device. independent shutdown of different regions of the device. programmable operation in the SC1400 low power Stop mode; programmable operation in the SC1400 low power Stop mode; independent clocking of the internal timers and DDR module; independent clocking of the internal timers and DDR module; Clock synthesis module provides predivision of PLL input clock;
- Enhanced 16-bit wide host interface (HDI16) provides a glueless Enhanced 16-bit wide host interface (HDI16) provides a glueless data bus, making if fully compatible with the DSP56300 HI08 data bus, making if fully compatible with the DSP56300 HI08 microprocessors, and DSPs and can also operate with an 8-bit host microprocessors, and DSPs and can also operate with an 8-bit host connection to industry-standard microcomputers, connection to industry-standard microcomputers,
- DDR memory controller that supports byte enables for up to a and 16-bit or 32-bit external data bus. and 16-bit or 32-bit external data bus. DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte; DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte; 32-bit data bus; glueless interface to 150 MHz 14-bit page mode 32-bit data bus; glueless interface to 150 MHz 14-bit page mode DDR memory controller that supports byte enables for up to a from the external host side. from the external host side.
- Programmable memory interface with independent read buffers, buffer. Programmable memory interface with independent read buffers, programmable predictive read feature for each buffer, and a write programmable predictive read feature for each buffer, and a write
- System control unit performs software watchdog timer function; out-of-range detection on each crossbar switch buses. monitors on AHB-Lite master buses; and has address monitors on AHB-Lite master buses; and has address buses; includes bus error detection and programmable time-out buses; includes bus error detection and programmable time-out includes programmable bus time-out monitors on AHB-Lite slave includes programmable bus time-out monitors on AHB-Lite slave System control unit performs software watchdog timer function;
- Event port collects and counts important signal events including standalone or with the OCE10. standalone or with the OCE10. independently, in sequence, or triggered externally; can be used independently, in sequence, or triggered externally; can be used breakpoints, DMA transfers, or wake-up events; units operate breakpoints, DMA transfers, or wake-up events; units operate DMA and interrupt requests and trigger events such as interrupts, DMA and interrupt requests and trigger events such as interrupts, Event port collects and counts important signal events including out-of-range detection on each crossbar switch buses.



MAP-BGA-400 17 mm × 17 mm MAP-BGA–400

- Multi-channel DMA controller with 32 time-multiplexed Multi-channel DMA controller with 32 time-multiplexed DONE or DRACK protocol from requesting units. round-robin-priority operation, major-minor loop structure, and round-robin-priority operation, major-minor loop structure, and between channels using 32 internal priority levels, fixed- or between channels using 32 internal priority levels, fixed- or unidirectional channels, priority-based time-multiplexing unidirectional channels, priority-based time-multiplexing or DRACK protocol from requesting units.
- Two independent TDM modules with independent receive and 128 channels, with glueless interface to E1/T1 frames and MVIP, 128 channels, with glueless interface to E1/T1 frames and MVIP, A-law/u-law conversion, up to 50 Mbps data rate per TDM, up to programmable word size (8 or 16-bit), hardware-base programmable word size (8 or 16-bit), hardware-base transmit, programmable sharing of frame sync and clock, transmit, programmable sharing of frame sync and clock, Two independent TDM modules with independent receive and μ-law conversion, up to 50 Mbps data rate per TDM, up to
- UART with full-duplex operation up to 5.0 Mbps. UART with full-duplex operation up to 5.0 Mbps SCAS, and H.110 buses. SCAS, and H.110 buses.
- Up to 41 general-purpose input/output (GPIO) ports. Up to 41 general-purpose input/output (GPIO) ports.
- $I<sup>2</sup>C$  interface that allows booting from EEPROM devices up to 1 2C interface that allows booting from EEPROM devices up to 1 Mbyte.
- Two quad timer modules, each with sixteen configurable 16-bit timers. Two quad timer modules, each with sixteen configurable 16-bit
- fieldBIST™ unit detects and provides visibility into unlikely field reliability defects, and reports diagnostics for partial or complete device inoperability. device inoperability. reliability defects, and reports diagnostics for partial or complete integrity, that the device operates at the rated speed, is free from integrity, that the device operates at the rated speed, is free from failures for systems with high availability to ensure structural failures for systems with high availability to ensure structural fieldB ISTTM unit detects and provides visibility into unlikely field
- Standard JTAG interface allows easy integration to system Standard JTAG interface allows easy integration to system
- Optional booting external host via 8-bit or 16-bit access through with the PLL on or off using a variety of input frequency ranges with the PLL on or off using a variety of input frequency ranges. Flash/EEPROM devices; different clocking options during boot Flash/EEPROM devices; different clocking options during boot the HDI16, i<sup>2</sup>C, or SPI using in the boot ROM to access serial SPI the HDI16, I2C, or SPI using in the boot ROM to access serial SPI Optional booting external host via 8-bit or 16-bit access through firmware and internal on-chip emulation (OCE10) module. firmware and internal on-chip emulation (OCE10) module.



## **Table of Contents Table of Contents**

 $\mathbf{N}$ 

 $\rightarrow$ 



Figure 5. DDR DRAM Input Timing Diagram . . . . . . . . . . . . . . 24 Figure 4. Timing Diagram for a Reset Configuration Write . . . . 24

Figure 4.<br>Figure 5.

 $\overline{\phantom{a}}$ 





<span id="page-3-0"></span>Pin Assignments **Pin Assignments**

### **1 Pin Assignments** Pin Assignments

 $\overline{\phantom{0}}$ 

<span id="page-3-1"></span>This section includes diagrams of the MSC7112 package ball grid array layouts and pinout allocation tables This section includes diagrams of the MSC7112 package ball grid array layouts and pinout allocation tables.

### لم -<br>سا **1.1 MAP-BGA Ball Layout Diagrams MAP-BGA Ball** Layout Diagrams

Top and bottom views of the MAP-BGA package are shown in **Figure 2** and **Figure 3**with their ball location index numbers.





**MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**

MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11

MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**





 $\sigma$ 

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010: MSC711XADS

Bottom View

Bottom View

# MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**



Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior

**1.2 Signal List By Ball Location**

Signal List By Ball Location

<span id="page-5-0"></span> $\frac{1}{2}$ 

lists the signals sorted by ball number and configuration.



**Table 1. MSC7112 Signals by Ball Designator (continued)**

Table 1. MSC7112 Signals by Ball Designator (continued)

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior

 $\overline{\phantom{0}}$ 

**Table 1. MSC7112 Signals by Ball Designator (continued)**

Table 1. MSC7112 Signals by Ball Designator (continued)





 $\infty$ 

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior



Table 1. MSC7112 Signals by Ball Designator (continued) **Table 1. MSC7112 Signals by Ball Designator (continued)**

**Pin Assignments**

Pin Assignments

 $\circ$ 

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior

# MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**



**Table 1. MSC7112 Signals by Ball Designator (continued)**

Table 1. MSC7112 Signals by Ball Designator (continued)



**Pin Assignments**

Pin Assignments

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior

# MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**



Pin Assignments **Pin Assignments**

**Table 1. MSC7112 Signals by Ball Designator (continued)**

Table 1. MSC7112 Signals by Ball Designator (continued)

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior





**Table 1. MSC7112 Signals by Ball Designator (continued)**

Table 1. MSC7112 Signals by Ball Designator (continued)







Table 1. MSC7112 Signals by Ball Designator (continued) **Table 1. MSC7112 Signals by Ball Designator (continued)**

> Pin Assignments **Pin Assignments**

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior



# Table 1. MSC7112 Signals by Ball Designator (continued) **Table 1. MSC7112 Signals by Ball Designator (continued)**

Y20

GPIA25

IRQ25

GPOA25

reserved

Freescale Semiconductor

## **2 Specifications Specifications**

<span id="page-16-0"></span>N

information, see the MSC711x Reference Manual. information, see the This chapter covers power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional This chapter covers power considerations, DC/AC electrical characteristics, and  $\lambda$  C timing specifications. For additional  $\Pi$ *MSC711x Reference Manual*

<span id="page-16-1"></span>**Note:** published after thorough characterization and device qualifications have been completed. may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be The MSC7112 electrical specifications are preliminary and many are from design simulations. These specifications published after thorough characterization and device qualifications have been completed. may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be The MSC7112 electrical specifications are preliminary and many are from design simulations. These specifications are precised specifications.

### $\overline{2.1}$ **2.1 Maximum Ratings Maximum Ratings**

#### **CAUTION**

inputs are tied to an appropriate logic voltage level (for<br>example, either GND or V<sub>DD</sub>). maximum voltage ratings. Reliability is enhanced if unused normal precautions should be taken to avoid exceeding due to high static voltage or **This example, either GND or V inputs are tied to an appropriate logic voltage level (for maximum voltage ratings. Reliability is enhanced if unused normal precautions should be taken to avoid exceeding due to high static voltage or electrical fields; however, This device contains circuitry protecting against damage** device contains circuitry protecting against damage electrical fields; however,

specification; adding a maximum to a minimum represents a condition that can never exist. in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification specification; adding a maximum to a minimum represents a condition that can never exist. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification

**Table 2** describes the maximum electrical ratings for the MSC7112 describes the maximum electrical ratings for the MSC7112.



## **Table 2. Absolute Maximum Ratings Table 2. Absolute Maximum Ratings**

# MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**

**3. Section 3.1**, *[Thermal Design Considerations](#page-37-0)*

بہ

includes a formula for computing the chip junction temperature  $(T<sub>J</sub>)$ .

Section 3.1, Thermal Design Considerations includes a formula for computing the chip junction temperature (T<sub>J</sub>).

<span id="page-17-0"></span>Specifications **Specifications**

# 2.2 **2.2 Recommended Operating Conditions**  Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.



# Table 3. Recommended Operating Conditions **Table 3. Recommended Operating Conditions**

### <span id="page-17-1"></span>2.3 **2.3 Thermal Characteristics** Thermal **Characteristics**

**Table 4** describes thermal characteristics of the MSC7112 for the MAP-BGA package. describes thermal characteristics of the MSC7112 for the MAP-BGA package.



#### **Table 4. Thermal Characteristics for MAP-BGA Package** Tahle 4 Ę ≗ Ş 급 ristic's ġ MAP. בל<br>פנ Ō

**6.** Thermal characterization parameter indicating the temperature difference between package top and the junction temperature<br>per JEDEC JESD51-2. per JEDEC JESD51-2. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature

**Section 3.1**, *[Thermal Design Considerations](#page-37-0)* explains these characteristics in detail.

## <span id="page-18-0"></span>2.4 **2.4 DC Electrical Characteristics DC Electrical Characteristics**

This section describes the DC electrical characteristics for the MSC7112. This section describes the DC electrical characteristics for the MSC7112.

**Note:** The leakage current is measured for nominal voltage values must vary in the same direction (for example, both V<sub>DDIO</sub> and VDDCvary by  $+2$  percent or both vary by  $-2$  percent).



## **Table 5. DC Electrical Characteristics**  Table 5. DC Electrical Characteristics

exceed ±2% of the DC value. exceed ±2% of the DC value. V<sub>REF</sub> must be equal to 50% of V<sub>DDM</sub> and track V<sub>DDM</sub> variations as measured at the receiver. Peak-to-peak noise must not

**2.**

**3.**  $V_{\uparrow\uparrow}$  is not applied directly to the MSC7112 device. It is the level measured at the far end signal termination. It should be equal to V<sub>REF</sub>. This rail should track variations in the DC level of V<sub>REF</sub>. to VREF. This rail should track variations in the DC level of VREF.  $\rm V_T$  is not applied directly to the MSC7112 device. It is the level measured at the far end signal termination. It should be equal

**4. 5.** Output leakage for the memory interface is measured with all outputs disabled, 0 V ≤ ≤ VOUT ≤ VDDM. The core power values were measured.using a standard EFR pattern at typical conditions (25°C, 200 MHz or 266 MHz, 1.2 V

core).

Table 6 lists the DDR DRAM capacitance **Table 6** lists the DDR DRAM capacitance.

## **Table 6. DDR DRAM Capacitance Table 6. DDR DRAM Capacitance**



ТГ

 $\mathbf{I}$  $f = 1$  MHz  $A = 25^{\circ}C$ •  $V_{\text{OUT}} = V_{\text{DDM}}/2$ 

• V<sub>OUT</sub> (peak to peak) = 0.2 V

Freescale Semiconductor Freescale Semiconductor

<span id="page-19-0"></span>Specifications **Specifications**

#### **S**<br>5 **2.5 AC Timings AC Timings**

following equations to compute the delay: following equations to compute the delay: timings are based on a 30 pF load, except where noted otherwise, and a 50  $\Omega$  transmission line. For any additional pF, use the timings are based on a 30 pF load, ex This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC cept where noted otherwise, and a 50 Ω transmission line. For any additional pF, use the

- Standard interface:  $2.45 \div (0.054$  $\times$   $C_{load}$ ) ns
- DDR interface:  $1.6 + (0.002$  $\times$  C<sub>load</sub>) ns

## 2.5.1 **2.5.1 Clock and Timing Signals Clock and Timing Signals**

reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see The following tables describe clock signal characteristics. Table 7 shows the maximum frequency values for internal (core. for the allowable ranges when using the PLL). for the allowable ranges when using the PLL). reference, and peripherals) and external (CLKOThe following tables describe clock signal characteristics. ) clocks. You must ensure that maximum frequency values are not exceeded (see **Table 7** shows the maximum frequency values for internal (core,



## Table 7. Maximum Frequencies **Table 7. Maximum Frequencies**





## Table 9. System Clock Parameters **Table 9. System Clock Parameters**



## 2.5.2 **2.5.2 Configuring Clock Frequencies** Configuring Clock Frequencies

block. To configure the device clocking, you must program four fields in the Clock Control Register (CLKCTL): block. To configure the device clocking, you must program four fields in the Clock Control Register (CLKCTL): This section describes important requirements for configuring clock frequencies in the MSC7112 device when using the PLL This section describes important requirements for configurin g clock frequencies in the MSC7112 device when using the PLL

- PLLDVF field. Specifies the PLL division factor. The output of the divider block is the input to the multiplier block. PLLDVF field. Specifies the PLL division factor. The output of the divider block is the input to the multiplier block
- PLLMLTF field. Specifies the PLL multiplication factor. The output from the multiplier block is the PLLMLTF field. Specifies the PLL multiplication factor. The output from the multiplier block is the VCO
- RNG field. Selects the available PLL frequency range. RNG field. Selects the available PLL frequency range.
- CKSEL field. Selects the source for the core clock. CKSEL field. Selects the source for the core clock.
- allowable values for the PLLDVF and PLLMLTF fields. The following sections define these restrictions and provide guidelines<br>to configure the device clocking when using the PLL. Refer to the Clock and Power Management chapt Reference Manual for details on the clock programming model. to configure the device clocking when using the PLL. Refer to the Clock and Power Management chapter in the the allowable values for the PLLDVF and PLLMLTF fields. The following sections define these restrictions and provide guidelines Hrere a restrictions on the frequency range permitted at the beginning of the multiplication portion of the PLL I that a thect the There are restrictions on the frequency range permitted at the beginning of the multiplication portion of the PLL that affect the

*Reference Manual*

for details on the clock programming model.

## **2.5.2.1 PLL Multiplier Restrictions** 2.5.2.1 **PLI Multiplier Restrictions**

There are two restrictions for correct usage of the PLL block: There are two restrictions for correct usage of the PLL block:

 $\bullet$ • The output frequency of the PLL multiplier must be in the range 300-600 MHz. • The input frequency to the PLL multiplier block (that is, the output of the divider) must be in the range 10.5–19.5 MHz. The output frequency of the PLL multiplier must be in the range 300-600 MHz. The input frequency to the PLL multiplier block (that is, the output of the divider) must be in the range 10.5–19.5 MHz.

these constraints. When programming the PLL for a desired output frequency using the PLLDVF, PLLMLTF, and RNG fields, you must meet these constraints. When programming the PLL for a desired output frequency using the PLLDVF, PLLMLTF, and RNG fields, you must meet

# **2.5.2.2 Division Factors and Corresponding CLKIN Frequency Range** 2.5.2.2 Division Factors and Corresponding CLKIN Frequency Range

The value of the PLLDVF field determines the allowable CLKIN frequency range, as shown in The value of the PLLDVF field determines the allowable CLKIN frequency range, as shown in Table 10 .



# Table 10. CLKIN Frequency Ranges by Divide Factor Value **Table 10. CLKIN Frequency Ranges by Divide Factor Value**

**Note:** The maximum CLKIN frequency is 100 MHz. Therefore, the PLLDVF value must be in the range from 1-9 The maximum CLKIN frequency is 100 MHz. Therefore, the PLLDVF value must be in the range from 1–9.

### 2.5 **2.5.2.3 Multiplication Factor Range**  تى:<br>ئە **Multiplication Factor Range**

The multiplier block output frequency ranges depend on the input clock frequency as shown in The multiplier block output frequency ranges depend on the input clock frequency as shown in Table 11



 $\mathbf{z}$ 

## **2.5.2.4 Allowed Core Clock Frequency Range** 2.5.2.4 Allowed Core Clock Frequency Range

in The frequency delivered to the core, extended core, and peripheral depends on the value of the CLKCTRL[RNG] bit as shown The frequency delivered to the core, exte **Table 12**. nded core, and peripheral depends on the value of the CLKCTRL[RNG] bit as shown



150

This table results from the allowed range for  $\mathsf{F}_{\mathsf{coo}}$ , which is  $\mathsf{F}_{\mathsf{Loop}}$  modified by CLKCTRL[RNG].

This table results from the allowed range for F<sub>vcoo</sub>, which is FLoop modified by CLKCTRL[RNG]

≤ Fvco ≤ 300 MHz

**Table 12. Fvco Frequency Ranges Taple 12. Frequency Ranges** 

This bit along with the CKSEL determines the frequency range of the core clock This bit along with the CKSEL determines the frequency range of the core clock.

 $\circ$ 

**Note:**

Specifications **Specifications**



# Table 13. Resulting Ranges Permitted for the Core Clock **Table 13. Resulting Ranges Permitted for the Core Clock**

**Note:** This table results from the allowed range for  $\mathsf{F}_{\mathsf{OUT}}$  which depends on clock selected via CLKCTRL[CKSEL] This table results from the allowed range for FOUT, which depends on clock selected via CLKCTRL[CKSEL].

# **2.5.2.5 Core Clock Frequency Range When Using DDR Memory** 2.5.2.5 Core Clock Frequency Range When Using DDR Memory

The core clock can also be limited by the frequency range of the DDR devices in the system. The core clock can also be limited by the frequency range of the DDR devices in the system. Table 14 summarizes this summarizes this restriction.



## Table 14. Core Clock Ranges When Using DDR **Table 14. Core Clock Ranges When Using DDR**

#### 2.5.3 **2.5.3 Reset Timing Reset Timing**

takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. Table 15 describes the reset sources. The MSC7112 device has several inputs to the reset logic. All MSC7112 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. Th The MSC7112 device has several inputs to the reset logic. All MSC7112 reset sources are fed into the reset controller, which **Table 15** describes the reset sources. e reset status register indicates the most recent sources to cause



### **Table 15. Reset Sources** Table 15. Reset Sources

**Table 16** summarizes the reset actions that occur as a result of the different reset sources. summarizes the reset actions that occur as a result of the different reset sources.

MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**





## Taple 16. Reset Actions for Each Reset Source **Table 16. Reset Actions for Each Reset Source**

## <span id="page-22-0"></span>**2.5.3.1 Power-On Reset (PORESET) Pin** 2.5.3.1 **Power-On Reset (PORESET) Pin**

external power to the MSC7112 reaches at least 2/3 V<sub>DD</sub>. external power to the MSC7112 reaches at least 2/3 VDD. Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 16 CLKIN cycles after Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 16 CLKINcycles after

### **2.5.3.2 Reset Configuration** 2.5.3.2 Reset Configuration

The MSC7112 has two mechanisms for writing the reset configuration: The MSC7112 has two mechanisms for writing the reset configuration:

- From a host through the host interface (HDI16)
- From memory through the I 2 C interface

operating conditions: operating conditions: Five signal levels (see **Chapter 1** for signal description details) are sampled on PORESET deassertion to define the boot and

- 
- BM[0–1]
- 
- SWTE
- H8BIT
- 
- 
- HDSP

### **2.5.3.3 Reset Timing Tables** 2.5.3.3 Reset Timing Tables

**Table 17** and **Figure 4**describe the reset timing for a reset configuration write.

# Table 17. Timing for a Reset Configuration Write **Table 17. Timing for a Reset Configuration Write**



# MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**



Figure 4. Timing Diagram for a Reset Configuration Write **Figure 4. Timing Diagram for a Reset Configuration Write**

## 2.5.4 **2.5.4 DDR DRAM Controller Timing** DDR DRAM Controller Timing

This section provides the AC electrical characteristics for the DDR DRAM interface This section provides the AC electrical characteristics for the DDR DRAM interface.

## **2.5.4.1 DDR DRAM Input AC Timing Specifications** 2.5.4.1 DDR DRAM Input AC Timing Specifications

**Table 18** provides the input AC timing specifications for the DDR DRAM interface. provides the input AC timing specifications for the DDR DRAM interface.







# 2.5.4.2 **2.5.4.2 DDR DRAM Output AC Timing Specifications** DDR DRAM Output AC Timing Specifications

**Table 19** and **Table 20**list the output AC timing specifications and measurement conditions for the DDR DRAM interface.



## **Table 19. DDR DRAM Output AC Timing**  Table 19: DDR DRAM Output AC Timing

**4. 3.** should be centered inside of the data eye. Determined by maximum possible skew between a data strobe (DQS) and any corresponding bit of data. The data strobe Please note that this spec is in reference to the DQSn first rising edge. It could also be referenced from CK(r), but due to should be centered inside of the data eye. Determined by maximum possible skew between a data strobe (DQS) and any corresponding bit of data. The data strobe

**5.** Please note that this spec is in reference to the DQSn first rising edge. It could also be referenced from CK(r), but due to<br>programmable delay of the write strobes (TCFG2[WRDD]), there pre-amble may be extended for a full Mu outputs are referenced to the rising edge of CK. Note that this is essentially the CK/DQSn skew in spec 208. In addition All outputs are referenced to the rising edge of CK. Note that this is essentially the CK/DQSn skew in spec 208. In addition reason, we reference from DQSn. reason, we reference from DQSn. programmable delay of the write strobes (TCFG2[WRDD]), there pre-amble may be extended for a full DRAM cycle. For this

there is no real "maximum" time for the epilogue end. JEDEC does not require this is as a device limitation, but simply for the chip to guarantee fast enough write to read turn-around times. This is already guaranteed by the memory controller operation chip to guarantee fast enough write to read turn-around times. This is already guaranteed by the memory controller operation. there is no real "maximum" time for the epilogue end. JEDEC does not require this is as a device limitation, but simply for the

**Figure 6** shows the DDR DRAM output timing diagram shows the DDR DRAM output timing diagram.



## Figure 6. DDR DRAM Output Timing Diagram **Figure 6. DDR DRAM Output Timing Diagram**

Figure 7 provides the AC test load for the DDR DRAM bus provides the AC test load for the DDR DRAM bus.



## Figure 7. DDR DRAM AC Test Load **Figure 7. DDR DRAM AC Test Load**

# **Table 20. DDR DRAM Measurement Conditions Table 20. DDR DRAM Measurement Conditions**











**Table 21. TDM Timing**

Table 21. TDM Timing

Characteristic Expression Min Min Max Dairs

 $\sum_{i=1}^{n}$ 20.0

**Nax** 

Units

Expression

 $\overline{C}$ 

0.4 × TC

0.4 × TC

8.0

8.0

3.0

3.5

2.0

4.0

 $\perp$ 

ns

 $\perp$ 

ns

 $\perp$ 

ns

 $\perp$ 

ns

 $\perp$ 

ns

 $\perp$ 

20.0 —

ns

ns

304 TDMxRD Hold time

**TDMxRD Hold time** 

305 TDMxTFS/TDMxRFS input Hold time

306 TDMxTCK High to TDMxTD output active

TDMxTCK High to TDMxTD output active TDNX1FS/TDNXRFS input Hold time

306 305

92

**No.**

**Characteristic** 

300 TDMxRCK/TDMxTCK

TDMXRCK/TDMXTCK

 $rac{c}{c}$ 

301 TDMxRCK/TDMxTCK High Pulse Width

TDMXRCK/TDMXTCK High Pulse Width

301

**MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**

MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11

**Table 21. TDM Timing**

Table 21. TDM Timing

Expression



307 TDMxTCK High to TDMxTD output valid

TDMxTCK High to TDMxTD output valid

**Characteristic** 

**No.**

308 TDMxTD hold time

TDMxTD hold time

309 TDMxTCK High to TDMxTD output high impedance

TDMxTCK High to TDMxTD output high impedance

310 TDMXTFS/TDMxRFS output valid

311 TDMxTFS/TDMxRFS output hold time

TDMXTFS/TDMxRFS output hold time TDMXTFS/TDMxRFS output valid

311 310 309 308 307

 $\perp$ 

 $\perp$ 

2.5

 $\perp$ 

ns

13.5

ns

10.0

ns

**MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**

MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11

Freescale Semiconductor

Freescale Semiconductor

Specifications **Specifications**

#### 2.5.6 **2.5.6 HDI16 Signals** HDI16 Signals



## Table 22. Host Interface (HDI16) Timing<sup>1, 2</sup> **Table 22. Host Interface (HDI16) Timing1, 2**

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior

strobe(OAD=1) assertion to HREQ deassertion

 $(5.0 \times$ 

THCLK)

+ 8.0 Note 11 (5.0 ×

TCORE)

+ 6.0 Note 11 ns

# MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**



**Table 22. Host Interface (HDI16) Timing1, 2 (continued)**

**Figure 10** and **Figure 11** show HDI16 read signal timing. **Figure 12** and **Figure 13** show HDI16 write signal timing.







31



Figure 14. Host DMA Read Timing Diagram, HPCR[OAD] = 0 **Figure 14. Host DMA Read Timing Diagram, HPCR[OAD] = 0**





HWR

45

 $HCS[1-2]$ 

54

56

58 57

89

57

HD[0–15]

HREQ (single host request)<br>HREQ (single host request)

 $\mathbb{S}2$ 

HTRQ (double host request)

**HTRQ** (double host request) **HREQ** (single host request)

47

 $\frac{4}{6}$ 

46

HA[0–3]

 $\approx$ 





Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior







Figure 16. I<sup>2</sup>C Timing Diagram **Figure 16. I2C Timing Diagram** on SDA and SCL is 400 pF.

on SDA and SCL is 400 pF.

 $\overline{a}$ 

**MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**

MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11

#### 2.5.8 **2.5.8 UART Timing UART Timing**









## Figure 18. UART Output Timing **Figure 18. UART Output Timing**

#### 2.5.9 **2.5.9 EE Timing EE Timing**

Table 25. EE0 Timing **Table 25. EE0 Timing**

				Number
Contrigion the direction of the FIF pin in the FIFICTRL register (see the SC1400 Core Reference Manulation details) Refer to Table 15 for details on HIT pin functionality	Motes: 1. The core clock is the SC1400 core clock. The ratio between the core clock and CLKOUT is configured during power-on-reset	mmo output from the core	FIED input to the core	<b>Characteristics</b>
		Synchronous to core clock	Asynchronous	<b>Type</b>
		1 core clock period	4 core clock periods	≦ 5

**Figure 19** shows the signal behavior of the EE pin.





**MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**

MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not<br>available from Freescale for import or sale in the United States prior

#### 2.5.10 **2.5.10 Event Timing** Event Timing



Table 26. EVNT Signal Timing **Table 26. EVNT Signal Timing**

**Figure 20** shows the signal behavior of the EVNTpin.



**Figure 20. EVNT Pin Timing Figure 20. EVNT Pin Timing**

#### 2.5.11 **2.5.11 GPIO Timing GPIO Timing**

## Table 27. GPIO Signal Timing<sup>1,2,3</sup> **Table 27. GPIO Signal Timing1,2,3**



Figure 21 shows the signal behavior of the GPI/GPO pin shows the signal behavior of the GPI/GPO pin.

**6.**

acknowledged.

Level-sensitive interrupts should be held low until the system determines (via the service routine) that the interrupt is



#### 2.5.12 **2.5.12 JTAG Signals** JTAG Signals

**Table 28. JTAG Timing**









Freescale Semiconductor

MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**



**Figure 25. TRST Timing Diagram**



# **3 Hardware Design Considerations** Hardware Design Considerations

<span id="page-37-1"></span>ω

<span id="page-37-0"></span>This section described various areas to consider when incorporating the MSC7112 device into a system design This section described various areas to consider when incorporating the MSC7112 device into a system design.

## <u>ပ</u><br>၂ **3.1 Thermal Design Considerations** Thermal Design Considerations

An estimation of the chip-junction temperature ,  $T_J$ , in  $^{\circ}$ C can be obtained from the following:

$$
T_J = T_A + (R_{\Theta JA} \times P_D) \qquad \qquad Eqn.
$$

*<i>Eqn. I* 

where

 $P_{I/O}$  = power dissipated from device on output pins (W)  $P_D = P_{INT} + P_{I/O} =$  power dissipation in the package (W) P<sub>INT</sub>  $P_D = P_{INT} + P_{I/O} =$  power dissipation in the package (W) <sup>R</sup>θ $\exists$  $\lambda$  = ambient temperature near the package (° JA  $=$  power dissipated from device on output pins (W)  $=$   $I_{\rm DD}$ = junction-to-ambient thermal resistance (× $V_{DD}$  = internal power dissipation (W)  $\mathbb{C}$ °C/W)

device thermal junction temperature below its maximum. If T<sub>J</sub> appears to be too high, either lower the ambient temperature or board with internal planes is more appropriate for boards with low power dissipation (less than  $0.02$  W/cm<sup>2</sup> with natural The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC the power dissipation of the chip. the power dissipation of the chip. device thermal junction temperature below its maximum. If T whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the convection) and well separated components. Based on an estimation of junction temperature using this technique, determine convection) and well separated components. Based on an estimation of junction temperature using this technique, determine board with internal planes is more appropriate for boards with low power dissipation (less than  $0.02 \text{ W/cm}^2$ The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). value determined on a single layer board and the value obtained on a board with two planes. The value that more closely value determined on a single layer board with two planes. Shown and the value flawer on a value that more closely standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC The power dissipation values for the MSC7112 are listed in Table 4. The ambient temperature for the device is the air The power dissipation values for the MSC7112 are listed in **Table 4**. The ambient temperature for the device is the air appears to be too high, either lower the ambient temperature or with natural

recommended) or an infrared temperature sensor on a spot on the device case. Use the following equation to determine TJ: recommended) or an infrared temperature sensor on a spot on the device case. Use the following equation to determine  $T_j$ : You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is

$$
T_J = T_T + (V_{JT} \times P_D) \tag{Eqn. 2}
$$

where

 $\exists$  $T =$  thermocouple (or infrared) temperature on top of the package ( $^{\circ}$  $\bigcirc$ 

ΨJT  $=$  thermal characterization parameter ( $^{\circ}$ C/W)

 $P_D =$  power dissipation in the package (W)  $P_D =$  power dissipation in the package (W)

# <span id="page-38-0"></span><u>ပ</u>ို **3.2 Power Supply Design Considerations** Power Supply Design Considerations

supply filtering, and power consumption. It also presents a recommended power supply design and options for low-power<br>consumption. For information on AC/DC electrical specifications and thermal characteristics, refer to **S** This section outlines the MSC7112 power considerations: power supply, power sequencing, power planes, decoupling, power consumption. For information on AC supply filtering, and power consumption. It also presents a recommended power supply design and options for low-power This section outlines the MSC7112 power considerations: power supply, power sequencing, power planes, decoupling, power /DC electrical specifications and thermal characteristics, refer to **[Section 2](#page-16-0)**

#### 3.2.1 **3.2.1 Power Supply Power Supply**

The MSC7112 requires four input voltages, as shown in The MSC7112 requires four input voltages, as shown in Table 29



### Table 29. MSC7112 Voltages **Table 29. MSC7112 Voltages**

possible core voltage changes on future silicon revisions. The core voltage is supplied with  $1.2 \text{ V} (+5\%$  and  $-10\%$ ) across V<sub>DDC</sub> and GND and GND and GND and GND. The memory and reference voltages supply the DDR memo (Stub Series Terminated Logic for 2.5 Volts (STTL\_2)) for memory voltage supply requirements. is supplied across  $V_{REF}$  and the DDR memory controller block. The memory voltage is supplied with 2.5 V across VDDM and GND. The reference voltage and GND and the I/O section is supplied with  $3.3$  V ( $\pm$  10%) across V<sub>DDIO</sub> and GND. possible core voltage changes on future silicon revisions. The core voltage is supplied with 1.2 V (+5% and –10%) across V You should supply the MSC7112 core voltage via a variable switching supply or regulator to allow for compatibility with You should supply the MSC7112 core voltage via a variable switching supply or regulator to allow for compatibility with *Stub Series Terminated Logic for 2.5 Volts*GND and must be between 0.49  $(STTL\_2)$ ) for memory voltage supply requirements. × VDDM and 0.51 × VDDM. Refer to the JEDEC standard JESD8 The memory and reference voltages supply

### 3.2.2 **3.2.2 Power Sequencing Power Sequencing**

of ESD devices, and excessive currents, which all lead to severe device damage. extremely important to observe the power up and power down sequences at the board level to avoid latch-up, forward biasing The rates depend on the power supply, the type of load on each power supply, and the way different voltages are derived. It is of ESD devices, and excessive currents, which all lead to severe device damage. extremely important to observe the power up and power down sequences at the board level to avoid latch-up, forward biasing The rates depend on the power supply, the type of load on each power supply, and the way different voltages are derived. It is One consequence of multiple power supplies is that the voltage rails ramp up at different rates when power is initially applied. One consequence of multiple power supplies is that the voltage rails ramp up at different rates when power is initially applied

**Note:** recommended for new designs. The fifth case is not recommended for new designs and must be carefully evaluated There are five possible power-up/power-down sequence cases. The first four cases listed in the following sections are for current spike risks based on actual information for the specific application. for current spike risks based on actual information for the specific application. recommended for new designs. The fifth case is not recommended for new designs and must be carefully evaluated There are five possible power-up/power-down sequence cases. The first four cases listed in the following sections are

#### 3.2.2.1 **3.2.2.1 Case 1** Case<sub>1</sub>

The power-up sequence is as follows: The power-up sequence is as follows:

- $\mathbf{r}$ 1. Turn on the  $V_{\text{DDIO}}$  (3.3 V) supply first. Turn on the V<sub>DDIO</sub> (3.3 V) supply first.
- $\dot{\mathcal{L}}$ 2. Turn on the  $V_{DDC}$  (1.2 V) supply second. Turn on the  $V_{\text{DDC}}$  (1.2 V) supply second
- $\dot{\mathbf{c}}$ 3. Turn on the  $V_{DDM}$  (2.5 V) supply third. Turn on the  $V_{DDM}$  (2.5 V) supply third.
- 4. 4. Turn on the  $V_{REF}$  (1.25 V) supply fourth (last). Turn on the V<sub>REF</sub> (1.25 V) supply fourth (last).

The power-down sequence is as follows: The power-down sequence is as follows:

- $\mathbf{r}$ 1. Turn off the  $V_{REF}$  (1.25 V) supply first. Turn off the  $\rm V_{\rm{REF}}$  (1.25 V) supply first.
- 2. Turn off the  $V_{DDM}$  (2.5 V) supply second. Turn off the  $V_{DDM}$  (2.5 V) supply second
- $\mathfrak{S}$ 3. Turn off the  $V_{DDC}$  (1.2 V) supply third. Turn off the V<sub>DDC</sub> (1.2 V) supply third.
- $4,$ 4. Turn of the  $V_{\text{DDIO}}$  (3.3 V) supply fourth (last). Turn of the V<sub>DDIO</sub> (3.3 V) supply fourth (last).

Use the following guidelines: Use the following guidelines:

- Make sure that the time interval between the ramp-down of V<sub>DDIO</sub> and V<sub>DDIC</sub> is less than 10 ms. Make sure that the time interval between the ramp-down of  $V_{DDIO}$  and  $V_{DDC}$  is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 10 ms for power-up and power-down. Make sure that the time interval between the ramp-up or ramp-down for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 10 ms for power-up and power-down.
- Refer to **Refer to Figure 26** for relative timing for power sequencing case 1 for relative timing for power sequencing case 1.



**Figure 26. Voltage Sequencing Case 1**

Figure 26. Voltage Sequencing Case 1



Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010: MSC711XADS

#### 3.2.2.2 **3.2.2.2 Case 2**  Case<sub>2</sub>

The power-up sequence is as follows: The power-up sequence is as follows:

- $\overline{a}$ 1. Turn on the  $V_{\text{DDIO}}$  (3.3 V) supply first. Turn on the V<sub>DDIO</sub> (3.3 V) supply first.
- $\dot{\mathcal{L}}$ 2. Turn on the V<sub>DDC</sub> (1.2 V) and V<sub>DDM</sub> (2.5 V) supplies simultaneously (second). Turn on the  $V_{DDC}$  (1.2 V) and  $V_{DDM}$  (2.5 V) supplies simultaneously (second)
- $\dot{\omega}$ 3. Turn on the  $V_{REF}$  (1.25 V) supply last (third). Turn on the  $V_{REF}$  (1.25 V) supply last (third).

**Note:** Make sure that the time interval between the ramp-up of  $V_{DDIO}$  and  $V_{DDO}$  is less than 10 ms. Make sure that the time interval between the ramp-up of  $V_{DDIO}$  and  $V_{DDCO}$  is less than 10 ms.

The power-down sequence is as follows: The power-down sequence is as follows:

- 1. Turn off the  $V_{REF}$  (1.25 V) supply first. Turn off the  $\rm V_{REF}(1.25~V)$  supply first.
- 2. Turn off the  $V_{DDM}$  (2.5 V) supply second. Turn off the  $V_{DDM}$  (2.5 V) supply second.
- $\ddot{\bm{\omega}}$ 3. Turn off the  $V_{DDC}$  (1.2 V) supply third. Turn off the V<sub>DDC</sub> (1.2 V) supply third.<br> $\frac{1}{2}$
- $4.$ 4. Turn of the  $V_{\text{DDIO}}$  (3.3 V) supply fourth (last). Turn of the V<sub>DDIO</sub> (3.3 V) supply fourth (last).

Use the following guidelines: Use the following guidelines:

- Make sure that the time interval between the ramp-down for  $V_{DDIO}$  and  $V_{DDC}$  is less than 10 ms. Make sure that the time interval between the ramp-down for V pplo and V ppc is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 10 ms for Make sure that the time interval between the ramp-up or ramp-down for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 10 ms for power-up and power-down. power-up and power-down.
- Refer to Refer to Figure 27 for relative timing for Case 2. for relative timing for Case 2.



**Figure 27. Voltage Sequencing Case 2**

Figure 27. Voltage Sequencing Case 2

Freescale Semiconductor

Freescale Semiconductor

#### 3.2.2.3 **3.2.2.3 Case 3** Case<sub>3</sub>

The power-up sequence is as follows: The power-up sequence is as follows:

- $\overline{\cdot}$ 1. Turn on the  $V_{\text{DDIO}}$  (3.3 V) supply first. Turn on the V<sub>DDIO</sub> (3.3 V) supply first.
- $\dot{\mathcal{L}}$ 2. Turn on the  $V_{DDC}$  (1.2 V) supply second. Turn on the  $V_{\text{DDC}}$  (1.2 V) supply second.
- $\dot{\omega}$ 3. Turn on the V<sub>DDM</sub> (2.5 V) and V<sub>REF</sub> (1.25 V) supplies simultaneously (third). Turn on the V<sub>DDM</sub> (2.5 V) and V<sub>REF</sub> (1.25 V) supplies simultaneously (third).

**Note:** Make sure that the time interval between the ramp-up of V<sub>DDIO</sub> and V<sub>DDC</sub> is less than 10 ms Make sure that the time interval between the ramp-up of  $V_{\text{DDC}}$  and  $V_{\text{DDC}}$  is less than 10 ms.

The power-down sequence is as follows: The power-down sequence is as follows:

- 1. Turn off the V<sub>DDM</sub> (2.5 V) and V<sub>REF</sub> (1.25 V) supplies simultaneously (first). Turn off the V<sub>DDM</sub> (2.5 V) and V<sub>REF</sub> (1.25 V) supplies simultaneously (first)
- Ż. 2. Turn off the  $V_{DDC}$  (1.2 V) supply second. Turn off the  $V_{DDC}$  (1.2 V) supply second.
- $\ddot{\omega}$ 3. Turn of the  $V_{\text{DDIO}}$  (3.3 V) supply third (last). Turn of the  $V_{DDIO}$  (3.3 V) supply third (last).

Use the following guidelines: Use the following guidelines:

- Make sure that the time interval between the ramp-down for V<sub>DDIO</sub> and V<sub>DDC</sub> is less than 10 ms. Make sure that the time interval between the ramp-down for  $V_{DDIO}$  and  $V_{DDC}$  is less than 10 ms.
- Refer to • Make sure that the time interval between the ramp-up or ramp-down time for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 10 ms for power-up and power-down. Make sure that the time interval between the ramp-up or ramp-down time for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 10 ms for power-up and power-down. for relative timing for Case 3.



**Figure 28. Voltage Sequencing Case 3**

Figure 28. Voltage Sequencing Case 3



Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010: MSC711XADS

#### $3.2.2.4$ **3.2.2.4 Case 4** Case 4

The power-up sequence is as follows: The power-up sequence is as follows:

- $\mathbf{r}$ 1. Turn on the  $V_{\text{DDIO}}$  (3.3 V) supply first. Turn on the V<sub>DDIO</sub> (3.3 V) supply first.
- $\sim$ 2. Turn on the V<sub>DDC</sub> (1.2 V), V<sub>DDM</sub> (2.5 V), and V<sub>REF</sub> (1.25 V) supplies simultaneously (second). Turn on the V<sub>DDC</sub> (1.2 V), V<sub>DDM</sub> (2.5 V), and V<sub>REF</sub> (1.25 V) supplies simultaneously (second).

**Note:** Make sure that the time interval between the ramp-up of V<sub>DDIO</sub> and V<sub>DDC</sub> is less than 10 ms. Make sure that the time interval between the ramp-up of  $V_{\text{DDCO}}$  and  $V_{\text{DDCO}}$  is less than 10 ms.

The power-down sequence is as follows: The power-down sequence is as follows:

- $\mathbf{r}$ 1. Turn off the V<sub>DDC</sub> (1.2 V), V<sub>REF</sub> (1.25 V), and V<sub>DDM</sub> (2.5 V) supplies simultaneously (first). Turn off the V<sub>DDC</sub> (1.2 V), V<sub>REF</sub> (1.25 V), and V<sub>DDM</sub> (2.5 V) supplies simultaneously (first)
- $\ddot{\omega}$ 2. Turn of the  $V_{\text{DDIO}}$  (3.3 V) supply last. Turn of the V<sub>DDIO</sub> (3.3 V) supply last.

Use the following guidelines: Use the following guidelines:

- Make sure that the time interval between the ramp-up or ramp-down time for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 10 ms for Make sure that the time interval between the ramp-up or ramp-down time for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 10 ms for power-up and power-down. power-up and power-down.
- for relative timing for Case 4.



**Figure 29. Voltage Sequencing Case 4**

Figure 29. Voltage Sequencing Case 4

Freescale Semiconductor

Freescale Semiconductor

 $33$ 

# **3.2.2.5 Case 5 (not recommended for new designs)** 3.2.2.5 Case 5 (not recommended for new designs)

The power-up sequence is as follows: The power-up sequence is as follows:

- 1. Turn on the  $V_{\text{DDIO}}$  (3.3 V) supply first. Turn on the V<sub>DDIO</sub> (3.3 V) supply first.
- N. 2. Turn on the  $V_{DDM}$  (2.5 V) supply second. Turn on the V<sub>DDM</sub> (2.5 V) supply second.
- $\omega$ 3. Turn on the  $V_{DDC}$  (1.2 V) supply third. Turn on the  $V_{DDC}$  (1.2 V) supply third.
- $\overline{4}$ 4. Turn on the  $V_{REF}$  (1.25 V) supply fourth (last). Turn on the  $V_{REF}(1.25 \text{ V})$  supply fourth (last)

**Note:** Make sure that the time interval between the ramp-up of  $V_{DDIO}$  and  $V_{DDM}$  is less than 10 ms. Make sure that the time interval between the ramp-up of  $V_{\text{DDIO}}$  and  $V_{\text{DDM}}$  is less than 10 ms.

The power-down sequence is as follows: The power-down sequence is as follows:

- 1. Turn off the  $V_{REF}$  (1.25 V) supply first. Turn off the  $\rm{V_{REF}}(1.25~\rm{V})$  supply first.
- 2. Turn off the  $V_{DDC}$  (1.2 V) supply second. Turn off the  $V_{DDC}$  (1.2 V) supply second
- 3. Turn off the  $V_{\text{DDM}}$  (2.5 V) supply third. Turn off the V<sub>DDM</sub> (2.5 V) supply third.

 $\omega$ 

 $4.$ 4. Turn of the  $V_{\text{DDIO}}$  (3.3 V) supply fourth (last). Turn of the V<sub>DDIO</sub>  $(3.3 \text{ V})$  supply fourth (last)

Use the following guidelines: Use the following guidelines:

- Make sure that the time interval between the ramp-down of V<sub>DDIO</sub> and V<sub>DDI</sub><sub>N</sub> is less than 10 ms. Make sure that the time interval between the ramp-down of  $V_{DDIO}$  and  $V_{DDNI}$  is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 2 ms for power-up and power-down. Make sure that the time interval between the ramp-up or ramp-down for V<sub>DDC</sub> and V<sub>DDN</sub> is less than 2 ms for power-up and power-down.
- Refer to **Refer to Figure 30** for relative timing for power sequencing case 5 for relative timing for power sequencing case 5.



## Figure 30. Voltage Sequencing Case 5 **Figure 30. Voltage Sequencing Case 5**

**Note:** the potential current spikes. Verify risks related to current spikes using actual information for the specific application. the V<sub>DDM</sub> supply at startup and is not recommended for most designs. If a design uses case 5, it must accommodate Cases 1, 2, 3, and 4 are recommended for system design. Designs that use Case 5 may have large current spikes on the potential current spikes. Verify risks related to current spikes using actual information for the specific application. the VDDM supply at startup and is not recommended for most designs. If a design uses case 5, it must accommodate Cases 1, 2, 3, and 4 are recommended for system design. Designs that use Case 5 may have large current spikes on

#### 3.2.3 **3.2.3 Power Planes Power Planes**

associated printed circuit traces connecting to device power pins and GND should be kept to less than half an inch per capacitor should be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on the device. for DDR Controller power guidelines. for DDR Controller power guidelines. **Product . Section 15 [Section 3.5](#page-49-0)**<br>The strain and that end that end that end that end is now internal and GND planes is recommended. See Section 15. lead. A minimum four-layer board that employs two inner layers as power and associated printed circuit traces connecting to device power pins and GND should be kept to less than half an inch per capacitor The MSC7112 V<sub>DDC</sub> power supply pins should be bypassed to ground using decoupling capacitors. The capacitor leads and The MSC7112 should be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on the device. Each power supply pin (V<sub>DDC</sub>, V<sub>DDM</sub>, and V<sub>DDIO</sub>) should have a low-impedance path to the board power supply. Each GND pir Each power supply pin ( VDDC power supply pins should be bypassed to ground using decoupling capacitors. The capacitor leads and VDDC, VDDM, and VDDIO) should have a low-impedance path to the board power supply. Each GND pin GND planes is recommended. See

#### 3.2.4 **3.2.4 Decoupling** Decoupling

<span id="page-44-0"></span>should consist of a 0.01 uF high frequency capacitor with low effective series resistance (ESR) and effective series inductance Additionally, the maximum drop between the power supply and the DSP device should be 15 mV at 1 A. Additionally, the maximum drop between the power supply and the DSP device should be 15 mV at 1 A. capacitors, one 10 (ESL) for every two to three voltage pins. The second decoupling level should consist of two bulk/tantalum decoupling (ESL) for every two to three voltage pins. The second decoupling level should consist of two bulk/tantalum decoupling should consist of a 0.01 µF high frequency capacitor with low effective series resistance (ESR) and effective series interestive series resistance (ESR) and effective series inductance values of 0.01 µF for every two to three voltage pins. For core voltage decoupling, use two levels of decoupling. The first level values of 0.01 μBoth the I/O voltage and core voltage should be decoupled for switching noise. For I/O decoupling, use standard capacitor Both the I/O voltage and core voltage should be decoupled fo F for every two to three voltage pins. For core voltage decoupling, use two levels of decoupling. The first level μF and one 47 μF, (with low ESR and ESL) mounted as closely as possible to the MSC7112 voltage pins. r switching noise. For I/O decoupling, use standard capacitor

## 3.2.5 **3.2.5 PLL Power Supply Filtering PLL Power Supply Filtering**

should be kept short. be closest to V<sub>DDPLL</sub>, followed by the 0.1 uF capacitor, the 10 uF capacitor, and finally the 2-Q resistor to V<sub>DDC</sub>. These traces shown in Figure 31 is recommended. The PLL loop filter should be placed as closely as possible to the V<sub>DDPLL</sub> pin (which are power supplied to this pin should be filtered with capacitors that have low and high frequency filtering characteristics. Vopp<sub>LL</sub> can be connected to V<sub>DDC</sub> through a 2  $\Omega$  resistor. V<sub>SSPLL</sub> can be tied directly to the The MSC7112 V<sub>DDPLL</sub> power signal provides power to the clock generation PLL. To ensure stability of the internal clock, the should be kept short. be closest to located on the outside edge of the silicon package) to minimize noise coupled from nearby circuits. The 0.01 µF capacitor should located on the outside edge of the silicon package) to minimize noise coupled from nearby circuits.The 0.01 µF capacitor should shown in **Figure 31**can be connected to  $V_{DDC}$  through a 2 power supplied to this pin should be filtered with capacitors that have low and high frequency filtering characteristics. VDDPLL The MSC7112 VDDPLL power signal provides power to the clock generation PLL. To ensure stability of the internal clock, the is recommended. The PLL loop filter should be placed as closely as possible to the VDDPLL pin (which are , followed by the 0.1 µF capacitor, the 10 µF capacitor, and finally the 2-Ωresistor. V<sub>SSPLL</sub> can be tied directly to the GND plane. A circuit similar to the one resistor to VDDC. These traces



Figure 31. PLL Power Supply Filter Circuits **Figure 31. PLL Power Supply Filter Circuits**

## 3.2.6 **3.2.6 Power Consumption Power Consumption**

You can reduce power consumption in your design by controlling the power consumption of the following regions of the device: You can reduce power consumption in your design by controllin g the power consumption of the following regions of the device:

- *Extended core.* Use the SC1400 Stop and Wait modes by issuing a **stop** or **wait** instruction. •
- *Clock synthesis module.* Disable the PLL, timer, watchdog, or DDR clocks or disable the CLKOClock synthesis module. Disable the PLL, timer, watchdog, or DDR clocks or disable the CLKO pin
- AHB subsystem. Freeze or shut down the AHB subsystem using the GPSCTL[XBR\_HRQ] bit. *AHB subsystem.* Freeze or shut down the AHB subsystem using the GPSCTL[XBR\_HRQ] bit.
- *Peripheral subsystem.* Halt the individual on-device peripherals such as the DDR memory controller, HDI16, TDM, *Peripheral subsystem*. Halt the individual on-device peripherals such as the DDR memory controller, HDI16, TDM, UART,  $i^2C$ , and timer modules. C, and timer modules.

For details, see the "Clocks and Power Management" chapter of the *MSC711x Reference Manual*For details, see the "Clocks and Power Management" chapter of the MSC711x Reference Manual.

## 3.2.7 **3.2.7 Power Supply Design** Power Supply Design

requirements. voltage V<sub>DDC</sub> should be implemented. For the memory power supply, regulators are available that take care of all DDR power voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core requirements. voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O DDC should be implemented. For the memory power supply, regulators are available that take care of all DDR power

<span id="page-45-0"></span>

# **Table 30. Recommended Power Supply Ratings** Lable 30. Recommended Power Supply Ratings

# ပ<br>ပ **3.3 Estimated Power Usage Calculations** Estimated Power Usage Calculations

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is derived by totaling the power used by each of the major subsystems: derived by totaling the power used by each of the major subsystems: The following equations permit estimated power usage to be cal culated for individual design conditions. Overall power is

$$
P_{TOIAL} = P_{CORE} + P_{PENIPHERALS} + P_{DDRO} + P_{IO} + P_{ILAKAGE}
$$
Eqn.

 $\epsilon$ 

This equation combines dynamic and static power. Dynamic power is determined using the generic equation: This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

$$
C \times V^2 \times F \times 10^{-3} \, \text{mW}
$$
  $Eqn$ . 4

where,

- $C =$ load capacitance in pF  $C =$  load capacitance in pF
- $V = peak\mbox{-}to\mbox{-}peak$  voltage swing in  $V$  $V = peak-to-peak$  voltage swing in V
- $\mathbf{F}=\mathbf{freq}$ uency in MHz  $F = \text{frequency in MHz}$

#### $3.3.1$ **3.3.1 Core Power** Core Power

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 200 MHz or 266 MHz. This capacitance is 750 pF, core is 750 pF, core voltage swing is 2.2 V, and the core frequency is 200 MHz. This yields: Estimation of core power is straightforward. It uses the ge neric dynamic power equation and assumes that the core load

$$
P_{CORE} = 750 \, pF \times (1.2 \, V)^2 \times 200 \, MHz \times 10^{-3} = 216 \, mW
$$
Eqn. 5

$$
P_{CORE} = 750 pF \times (1.2 V)^2 \times 266 MHz \times 10^{-3} = 287 mW
$$

*Eqn. 6*

This equation allows for adjustments to voltage and frequency if necessary This equation allows for adjustments to voltage and frequency if necessary.

#### 3.3.2 **3.3.2 Peripheral Power Peripheral Power**

Peripherals include the DDR memory controller, DMA controller, HDI16, TDM, UART, timers, GPIOs, and the <sup>12</sup>C module assumes an effective load of 20 pF, core voltage swing of 1.2 V, and a switching frequency of 100 MH or 133 MHz. This yields: assumes an effective load of 20 pF, core voltage swing of 1.2 V, and a switching frequency of 100 MH or 133 MHz. This yields: Basic power consumption by each module is assumed to be the same and is computed by using the following equation which Basic power consumption by each module is assumed to be the same and is computed by using the following equation which Peripherals include the DDR memory co ntroller, DMA controller, HDI16, TDM, UART, timers, GPIOs, and the I2

$$
P_{PERIPERAL} = 20 pF \times (1.2 V)^{2} \times 100 MHz \times 10^{-3} = 2.88 mW per peripheral
$$
  
Eqn. 7

$$
P_{PERRIERAL} = 20 \, pF \times (1.2 \, V)^2 \times 133 \, MHz \times 10^{-3} = 3.83 \, mW \, per \, peripheral
$$
\nEqu. 8

Multiply this value by the number of peripherals used in the application to compute the total peripheral power consumption. Multiply this value by the number of peripherals used in the application to compute the total peripheral power consumption.

## 3.3.3 **3.3.3 External Memory Power** External Memory Power

The dynamic power is computed, however, using a differential voltage swing of  $\pm 0.200$  V, yielding a peak-to-peak swing of  $0.4$ termination and load levels, and switching rates. Because the DDR memory includes terminations external to the MSC7112<br>device, the 2.5 V power source provides the power for the termination, which is a static value of 16 mA V. The equations for computing the DDR power are: V. The equations for computing the DDR power are: The dynamic power is computed, however, using a differential voltage swing of ±0.200 V, yielding a peak-to-peak swing of 0.4 device, the 2.5 V power source provides the power for the termination, which is a static value of 16 mA per signal driven high. termination and load levels, and switching rates. Because the DDR memory includes terminations external to the MSC7112 Estimation of power consumption by the DDR memory system is complex. It varies based on overall system signal line usage, Estimation of power consumption by the DDR memory system is comp lex. It varies based on overall system signal line usage,

$$
P_{DDNO} = P_{STATIC} + P_{DNAMIC}
$$

$$
P_{STATIC} = (unused \, pins \times \, \frac{\%}{\%} \, driven \, high) \times 16 \, mA \times 2.5 \, V
$$
\n
$$
Eqn. 10
$$

$$
P_{DNAMIC} = (pin\, activity\,value) \times 20\,pF \times (0.4\,V)^2 \times 200\,MHz \times 10^{-3}\,mW
$$
\nEqn. 11

 $\mathcal{L}$ 

$$
P_{DNAMIC} = (pin activity value) \times 20 pF \times (0.4 V)^2 \times 266 MHz \times 10^{-3} mW
$$
 *Eqn.*

*Eqn. 12*

pin activity value = (active data lines × % activity × % data switching) + (active address lines × % activity) *pin activity value = (active data lines* × *% activity* × *% data switching) + (active address lines % activity) Eqn. 13*  $\mathcal{E}qn.$ 13

As an example, assume the following: As an example, assume the following:

active address lines  $= 3$ % data switching = 50% % activity =  $60\%$ active data lines  $= 16$ % driven high = 50% unused pins  $= 16$  (DDR uses  $16$ -pin mode) active address lines  $= 3$ % data switching = 50% % activity =  $60\%$ active data lines = 16 % driven high = 50% unused pins = 16 (DDR uses 16-pin mode)

In this example, the DDR memory power consumption is: In this example, the DDR memory power consumption is:

$$
P_{DDRIO} = ((16 \times 0.5) \times 16 \times 2.5) + (((16 \times 0.6 \times 0.5) + (3 \times 0.6)) \times 20 \times (0.4)^2 \times 200 \times 10^{-3}) = 324.2 \text{ mW}
$$
 Eqn. 14

$$
P_{DDRIO} = ((16 \times 0.5) \times 16 \times 2.5) + ((16 \times 0.6 \times 0.5) + (3 \times 0.6)) \times 20 \times (0.4)^2 \times 266 \times 10^{-3}) = 326.3 \text{ mW}
$$
 Eqn. 15

### 3.3.4 **3.3.4 External I/O Power** External I/O Power

signal line is computed assuming a maximum load of 20 pF, a voltage swing of 3.3 V, and a switching frequency of 25 MHz or 33 MHz, which yields: 33 MHz, which yields: signal line is computed assuming a maximum load of 20 pF, a voltage swing of 3.9 V, and a switching frequency of 25 MHz or The estimation of the I/O power is similar to the computation of the peripheral power estimates. The power consumption per The estimation of the I/O power is similar to the computation of the peripheral power estimates. The power consumption per

$$
P_{IO} = 20 \, pF \times (3.3 \, V)^2 \times 25 \, MHz \times 10^{-3} = 5.44 \, mW \, per \, IO \, line
$$
\n
$$
Eqn. \, 16
$$

$$
P_{IO} = 20 \, pF \times (3.3 \, V)^2 \times 33 \, MHz \times 10^{-3} = 7.19 \, mW \, per \, IO\, line
$$
 Eqn. 17

Multiply this number by the number of I/O signal lines used in the application design to compute the total I/O power. Multiply this number by the number of I/O signal lines used in the application design to compute the total I/O power.

**Note:**  $7$  pF. The signal loading depends on the board routing. For systems using a single DDR device, the load could be as low as The signal loading depends on the board routing. For systems using a single DDR device, the load could be as low as

#### **3.3.5 Leakage Power** ယ نة ່ບາ Leakage **Power**

observed leakage value at room temperature is 64 mW observed leakage value at room temperature is 64 mW. The leakage power is for all power supplies combined at a specific temperature. The value is temperature dependent. The The leakage power is for all power supplies combined at a sp ecific temperature. The value is temperature dependent. The

## ဒ္<br>ဒ **3.3.6 Example Total Power Consumption** .<br>თ Example Total Power Consumption

estimated as the following. Using the examples in this section and assuming four peripherals and 10 I/O lines active, a total power consumption value is estimated as the following: Using the examples in this section and assuming four peripher als and 10 I/O lines active, a total power consumption value is

$$
P_{TOIAL} (200 MHz, core) = 216 + (4 \times 2.88) + 324, 2 + (10 \times 5.44) + 64 = 670.12 \text{ mW}
$$
  
Eqn. 18

Α

*PTOTAL (266 MHz core) = 287 + (4* × *3.83) + 326.3 + (10* × *7.19) + 64 = 764.52 mW* 764.52 mW *Eqn. 19*

#### <span id="page-47-0"></span>3.4 **3.4 Reset and Boot Reset and Boot**

This section describes the recommendations for configuring the MSC7112 at reset and boot. This section describes the recommendations for configuring the MSC7112 at reset and boot.

#### $3.4.1$ **3.4.1 Reset Circuit Reset Circuit**

value of pull-up or less current loading from the bus-hold drivers overcomes this issue. To avoid exceeding the MSC7112 output<br>current, the pull-up value should not be too small (a 1 KΩ pull-up resistor is used in the MSC HRESET is a bidirectional signal and, if driven as an input, should be driven with an open collector or open-drain device. For<br>an open-drain output such as HRESET, take care when driving many buffers that implement input b current, the pull-up value should not be too small (a 1 Kvalue of pull-up or less current loading from the bus-hold drivers overcomes this issue. To avoid exceeding the MSC7112 output bus-hold currents can cause enough voltage drop across the pull-up resistor to change the logic level to low. Either a smaller bus-hold currents can cause enough voltage drop across the pull-up resistor to change the logic level to low. Either a smaller an open-drain output such as is a bidirectional signal and, if driven as an input, should be driven with an open collector or open-drain device. For HRESET, take care when driving many buffers that implement input bus-hold circuitry. The pull-up resistor is used in the MSC711xADS reference design).

## $3.4.2$ **3.4.2 Reset Configuration Pins Reset Configuration Pins**

PORESET. For details, refer to the Reset chapter of the MSC7IIx Reference Manual. PORESET. For details, refer to the Reset chapter of the *MSC711x Reference Manual*. Table 31 shows the MSC7112 reset configuration signals. These signals are sampled at the deassertion (rising edge) of shows the MSC7112 reset configuration signals. These signals are sampled at the deassertion (rising edge) of



## **Table 31. Reset Configuration Signals** Table 31. Reset Conficilitation Signals

#### $3.4.3$ **3.4.3 Boot Boot**

external host through the HDI16 or download a user program through the I<sup>2</sup>C port. The boot operating mode is set DSP core can enable the PLL and start the device operating at a higher speed. The MSC7112 can boot from an clock, the system initializes using the boot loader program that resides in the internal ROM. After initialization, the After a power-on reset, the PLL is bypassed and the device is directly clocked from the CLKIN pin. Using this input by configuring the external host through the HDI16 or download a user program through the I DSP core can enable the PLL and start the device operating at a higher speed. The MSC7112 can boot from an clock, the system initializes using the boot loader program that resides in the internal ROM. After initialization, the After a power-on reset, the PLL is bypassed and the device is directly clocked from the BM[1–0] signals sampled at the rising edge of PORESET, 2C port. The boot operating mode is set as shown in CLKIN pin. Using this input **Table 32**.



## **Table 32. Boot Mode Settings** Table 32. Boot Mode Settings

#### **3.4.3.1 HDI16 Boot**  $3.4.3.1$ HDI16 Boot

If the MSC7112 device books from an external host through the HDII6, the port is configured as follows: If the MSC7112 device boots from an external host th rough the HDI16, the port is configured as follows:

- Operate in Non-DMA mode. Operate in Non-DMA mode.
- Operate in polled mode on the device side. Operate in polled mode on the device side
- Operate in polled mode on the external host side. Operate in polled mode on the external host side.
- External host must write four 16-bit values at a time with the first word as the most significant and the fourth word as the least significant. External host must write four 16-bit values at a time with the first word as the most significant and the fourth word as the least significant.

When booting from a power-on reset, the HDI16 is additionally configurable as follows: When booting from a power-on reset, the HDI16 is additionally configurable as follows:

- 8- or 16-bit mode as specified by the H8BITpin.
- Data strobe as specified by the HDSP and HDDS pins.

pins is unaffected. pins is unaffected These pins are sampled only on the deassertion of power-on reset. During a boot from a hard reset, the configuration of these These pins are sampled only on the deassertion of power-on reset. During a boot from a hard reset, the configuration of these

**Note:** as for other DSP products. When the HDI16 is used for booting or other purposes, bit 0 is the least significant bit and not the most significant bi as for other DSP products. When the HDI16 is used for booting or other purposes, bit 0 is the least significant bit and not the most significant bit

Freescale Semiconductor 50 Freescale Semiconductor

MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11 **MSC7112 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 11**

•  $RT = 24$ RT = 24 Ω

 $\bullet$ •  $RS = 22$  $RS = 22 \Omega$  Figure 33 illustrates the power wattage for the resistors. Typical values for the resistors are as follows: Figure 33 illustrates the power wattage for the resistors. Typical values for the resistors are as follows:



Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010: MSC711XADS

Hardware Design Considerations **Hardware Design Considerations**

#### **3.4.3.2 I2C Boot**  $3.4.3.2$ **I<sup>2</sup>C Boot**

When the MSC7112 device is configured to boot from the I2C port, the boot program configures the GPIO pins shared with the  $I^2C$  pins as  $I^2$ C pins. The I2C interface is configured as follows:

- $\rm I^2C$  in master mode. C in master mode.
- EPROM in slave mode. EPROM in slave mode

<span id="page-49-0"></span>For details on the boot procedure, see the "Boot Program" chapter of the MSC711x Reference Manual. For details on the boot procedure, see the "Boot Program" chapter of the *MSC711x Reference Manual*.

## ပ<br>ပ **3.5 DDR Memory System Guidelines** DDR Memory System Guidelines

in Figure 32. Technique B is the most popular termination technique in Figure 32. Technique B is the most popular termination technique. memory modules with Class 2 Series Stub Termination Logic 2.5 V (SSTL\_2). There are two termination techniques, as shown memory modules with Class 2 Series Stub Termination Logic 2.5 V (SSTL\_2). There are two termination techniques, as shown MSC7112 devices contain a memory controller that provides a glueless interface to external double data rate (DDR) SDRAM MSC7112 devices contain a memory controlle r that provides a glueless interface to external double data rate (DDR) SDRAM

 $\overline{z}$ 

 $\preceq$ Generator



Figure 33. SSTL Power Value **Figure 33. SSTL Power Value**

## 3.5.1 **3.5.1 VREF and VTT Design Constraints** V<sub>REF</sub> and V<sub>TT</sub> Design Constraints

the voltage supply design needs and goals: the voltage supply design needs and goals:  $V_{\text{TT}}$  and  $V_{\text{REF}}$  are isolated power supplies at the same voltage, with  $V_{\text{TT}}$  as a high current power source. This section outlines  $V_{\rm TT}$  and  $V_{\rm REF}$  are isolated power supplies at the same voltage, with  $V_{\rm TT}$  as a high current power source. This section outlines

- Minimize the noise on both rails. Minimize the noise on both rails.
- single IC to generate both signals. V<sub>TT</sub> must track variation in the V<sub>REF</sub>DC offsets. Although they are isolated supplies, one possible solution is to use a single IC to generate both signals. TT must track variation in the VREF DC offsets. Although they are isolated supplies, one possible solution is to use a
- Both references should have minimal drift over temperature and source supply. Both references should have minimal drift over temperature and source supply
- It is important to minimize the noise from coupling onto V It is important to minimize the noise from coupling onto  $V_{REF}$  as follows: REF as follows:
- Isolate  $V_{\text{REF}}$  and shield it with a ground trace. Isolate V<sub>REF</sub> and shield it with a ground trace.
- $\qquad$  Use 15–20 mm track. Use 15-20 mm track.
- Use 20–30 mm clearance between other traces for isolating. Use 20-30 mm clearance between other traces for isolating
- Use the outer layer route when possible. Use the outer layer route when possible.
- Use distributed decoupling to localize transient currents and return path and decouple with an inductance less than Use distributed decoupling to localize transient currents and return path and decouple with an inductance less than<br>3 nH.
- $\bullet$ • Max source/sink transient currents of up to 1.8 A for a 32-bit data bus. Max source/sink transient currents of up to  $1.8$  A for a 32-bit data bus
- Use a wide island trace on the outer layer: Use a wide island trace on the outer layer:

 $\bullet$ 

- Place the island at the end of the bus. Place the island at the end of the bus
- Decouple both ends of the bus. Decouple both ends of the bus.
- Use distributed decoup Use distributed decoupling across the island. ling across the island.
- Place SSTL termination resistors inside the  $\rm V_{TT}$  island and ensure a good, solid connection. Place SSTL termination resistors inside the V<sub>TT</sub> island and ensure a good, solid connection.
- Place the  $V_{\rm TT}$  regulator as closely as possible to the termination island. Place the  $V_{TT}$  regulator as closely as possible to the termination island
- Reduce inductance and return path. Reduce inductance and return path.
- Tie current sense pin at the midpoint of the island. Tie current sense pin at the midpoint of the island

#### 3.5.2 **3.5.2 Decoupling Decoupling**

The DDR decoupling considerations are as follows: The DDR decoupling considerations are as follows:

- DDR memory requires significantly more burst current than previous SDRAMs. DDR memory requires significantly more burst current than previous SDRAMs
- In the worst case, up to 64 drivers may be switching states. In the worst case, up to 64 drivers may be switching states.
- Pay special attention and decouple disc Pay special attention and decouple discrete ICs per manufacturer guidelines rete ICs per manufacturer guidelines.
- Leverage VTT island topology to minimize the number of capacitors required to supply the burst current needs of the Leverage  $V_{TT}$  island topology to minimize the number of capacitors required to supply the burst current needs of the
- See the Micron DesignLine publication entitled *Decoupling Capacitor Calculation for a DDR Memory Channel* termination rail. termination rail.
- $\widehat{\phantom{m}}$ http://download.micron.com/pdf/pubs/designline/3Q00dl1-4.pdf).

Freescale Semiconductor

Freescale Semiconductor

## Hardware Design Considerations **Hardware Design Considerations**

#### 3.5.3 **3.5.3 General Routing** General Routing

The general routing considerations for the DDR are as follows: The general routing considerations for the DDR are as follows:

- All DDR signals must be routed next to a solid reference: All DDR signals must be routed next to a solid reference:
- For data, next to solid ground planes. For data, next to solid ground planes.
- For address/command, power planes if necessary. For address/command, power planes if necessary
- All DDR signals must be impedance controlled. This is system dependent, but typical values are 50–60 ohm. All DDR signals must be impedance controlled. This is system dependent, but typical values are 50-60 ohm.
- Minimize other cross-talk opportunities. As possible, mainta Minimize other cross-talk opportunities. As possible, maintain at least a four times the trace width spacing between all DDR signals to non-DDR signals. DDR signals to non-DDR signals. in at least a four times the trace width spacing between all
- Keep the number of vias to a minimum to eliminate additional stubs and capacitance. Keep the number of vias to a minimum to eliminate additional stubs and capacitance
- Signal group routing priorities are as follows: Signal group routing priorities are as follows:
- DDR clocks. **DDR** clocks
- Route MVTT/MVREF. Route MVTT/MVREF
- Data group. Data group.
- Command/address. Command/address
- Minimize data bit jitter by trace matching. Minimize data bit jitter by trace matching

## 3.5.4 **3.5.4 Routing Clock Distribution Routing Clock Distriprition**

The DDR clock distribution considerations are as follows: The DDR clock distribution considerations are as follows:

- DDR controller supports six clock pairs: DDR controller supports six clock pairs:
- 2 DIMM modules. 2 DIMM modules
- $-$  D<sub>p</sub> to 36 discrete chips. Up to 36 discrete chips.
- For route traces as for any other differential signals: For route traces as for any other differential signals:
- Maintain proper difference pair spacing. Maintain proper difference pair spacing
- Match pair traces within 25 mm. Match pair traces within 25 mm.
- Match all clock traces to within 100 mm. Match all clock traces to within 100 mm
- Keep all clocks equally loaded in the system. Keep all clocks equally loaded in the system
- Route clocks on inner critical layers. Route clocks on inner critical layers.

#### 3.5.5 **3.5.5 Data Routing Data Routing**

The DDR data routing considerations are as follows: The DDR data routing considerations are as follows:

- Route each data group (8-bits data + DQS + DMRoute each data group (8-bits data + DQS + DM) on the same layer. Avoid switching layers within a byte group ) on the same layer. Avoid switching layers within a byte group.
- Take care to match trace lengths, which is extremely important. Take care to match trace lengths, which is extremely important.
- To make trace matching easier, let adjacent groups be routed on alternate critical layers. To make trace matching easier, let adjacent groups be routed on alternate critical layers
- Pin swap bits within a byte group to facilitate routing (discrete case). Pin swap bits within a byte group to facilitate routing (discrete case).
- Tight trace matching is recommended with 25 mm of its respective strobe. Tight trace matching is recommended within the DDR data group. Keep each 8-bit datum and its DM signal within  $\pm$ 25 mm of its respective strobe. in the DDR data group. Keep each 8-bit datum and its DM signal within  $\pm$
- Minimize lengths across the entire DDR channel: Minimize lengths across the entire DDR channel:
- Between all groups maintain a delta of no more than 500 mm. Between all groups maintain a delta of no more than 500 mm.
- Allows greater flexibility in the design for readjustments as needed. Allows greater flexibility in the design for readjustments as needed
- DDR data group separation: DDR data group separation:
- If stack-up allows, keep DDR data groups away from the address and control nets. If stack-up allows, keep DDR data groups away from the address and control nets.
- Route address and control on separate critical layers. Route address and control on separate critical layers.
- If resistor networks (RNs) are used, attempt to k If resistor networks (RNs) are used, attempt to keep data and command lines in separate packages eep data and command lines in separate packages.

## <u>ပ</u><br>ဂ **3.6 Connectivity Guidelines Connectivity Guidelines**

device. Following are guidelines for signal groups and configuration settings: device. Following are guidelines for signal groups and configuration settings: This section summarizes the connections and special conditions, such as pull-up or pull-down resistors, for the MSC7112 This section summarizes the connections and special conditions , such as pull-up or pull-down resistors, for the MSC7112

- *Clock and reset signals*Clock and reset signals.
- $\perp$ tied to V<sub>DDC</sub> or GND either directly or through pull-up or pull-down resistors until PORESET is deasserted. After SWTE is used to configure the MSC7112 device and is sampled on the deassertion of PORESET, so it should be PORESET, this signal can be left floating. PORESET, this signal can be left floating. tied to V<sub>DDC</sub> or GND either directly or through pull-up or pull-down resistors until PORESET SWTE is used to configure the MSC7112 device and is sampled on the deassertion of PORESET, so it should be is deasserted. After
- $\perp$ BM[0-1] configure the MSC7112 device and are sampled until PORESET is deasserted, so they should be tied to Volo or GND either directly or through pull-up or pull-down resistors BM[0–1] configure the MSC7112 device and are sampled until PORESET or GND either directly or through pull-up or pull-down resistors. is deasserted, so they should be tied to
- $\perp$ HRESET should be pulled up. should be pulled up.
- Interrupt signals. When used, IRQ pins must be pulled up *Interrupt signals*. When used, IRQ pins must be pulled up.
- • HDI16 signals. *HDI16 signals*.
- When they are configured for open-drain, the When they are configured for open-drain, the HREQ/HREQ or HTRQ/HTRQ signals require a pull-up resistor. the HRESET signal as the enable. pulled down. When these pins must be pulled down on reset and pulled up otherwise, a buffer can be used with pulled down. When these pins must be pulled down on reset and pulled up otherwise, a buffer can be used with However, stress in and the sequence of the HDI16 poster-of the HDI16 boot mode and may need to be However, these pins are also sampled at power-on reset to determine the HDI16 boot mode and may need to be HRESET signal as the enable. HREQ/HREQHTRQ/HTRQsignals require a pull-up resistor.
- When the device boots through the HDI16, the When the device boots through the HDI16, the HDDS, HDSP and H8BIT pins should be pulled up or down, depending on the required boot mode settings. depending on the required boot mode settings. HDDS, HDSP and H8BITpins should be pulled up or down,
- *I* 2*C signals*. The SCL and SDA signals, when programmed for I2C, requires an external pull-up resistor.
- pin. General-purpose I/O (GPIO) signals. An unused GPIO pin can be disconnected. After boot, program it as an output *General-purpose I/O (GPIO) signals*. An unused GPIO pin can be disconnected. After boot, program it as an output
- Other signals. Other signals.

•

- The TEST0 pin must be connected to ground TEST0 pin must be connected to ground.
- $-$  The TPSEL pin should be pulled up to enable debug access via the EOnCE port and pulled down for boundary scan.
- Pins labelled NO CONNECT (NC) must not be connected. Pins labelled NO CONNECT (NC) must not be connected
- When a 16-pin double data rate (DDR) interface is used, th if the used lines are terminated if the used lines are terminated. When a 16-pin double data rate (DDR) interface is used, the 16 unused data pins should be no connects (floating) e 16 unused data pins should be no connects (floating)
- Do not connect Do not connect DBREQ to DONE (as you would for the MSC8101 device). Connect DONE to one of the EVNT DONE (as you would for the MSC8101 device). Connect DONE to one of the EVNT pins, and DBREQ to HRRQ.

# **4 Ordering Information** Ordering Information

<span id="page-52-0"></span>4

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order. Consult a Freescale Semiconductor sales office or authorized dist ributor to determine product availability and place an order.



<span id="page-53-0"></span>

## **5 Package Information** Package Information

**ဟ** 



Figure 34. MSC7112 Mechanical Information, 400-pin MAP-BGA Package **Figure 34. MSC7112 Mechanical Information, 400-pin MAP-BGA Package**

### <span id="page-53-1"></span>ග **6 Product Documentation** Product **Documentation**

internal subsystems including configuration and programming information. MSC711x Reference Manual (MSC711xRM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information. *MSC711x Reference Manual* (MSC711xRM). Includes functional descriptions of the extended cores and all the

•

- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC7112 device. *Application Notes*. Cover various programming topics related to the StarCore DSP core and the MSC7112 device.
- registers, program control, and instruction set. SC140/SC1400 DSP Core Reference Manual. Covers the SC140 and SC1400 core architecture, control registers, clock registers, program control, and instruction set. *SC140/SC1400 DSP Core Reference Manual*. Covers the SC140 and SC1400 core architecture, control registers, clock

## **7 Revision History Revision History**

<span id="page-54-0"></span> $\blacktriangleleft$ 

Table 33 provides a revision history for this data sheet. provides a revision history for this data sheet.

### Table 33 **Table 33. Document Revision History** J



81829 Muenchen, Germany<br>+44 1296 380 456 (English) 4/2008 Rev. 11 Document Number: MSC7112 Document Number: MSC7112 LDCForFreescaleSemiconductor Fax: +1-303-675-2150 Fax: +1-303-675-2150 +1-303-675-2140 +1-800 441-2447 or +1-800 441-2447 or Denver, Colorado 80217 Denver, Colorado 80217 P.O. Box 5405 P.O. Box 5405 Freescale Semiconductor Freescale Semiconductor For Literature Requests Only: **For Literature Requests Only:** support.asia@freescale.com support.asia@freescale.com +800 2666 8080 +800 2666 8080 Tai Po Industrial Estate<br>Tai Po, N.T., Hong Kong Tai Po, N.T., Hong Kong Tai Po Industrial Estate 2 Dai King Street 2 Dai King Street Technical Information Center Technical Information Center Freescale Semiconductor Hong Kong Ltd. Freescale Semiconductor Hong Kong Ltd. **Asia/Pacific:**  Asia/Pacific: support.japan@freescale.com support.japan@freescale.com +81 3 5437 9125 +81 3 5437 9125 0120 191014 or 0120 191014 or Tokyo 153-0064 Tokyo 153-0064 1-8-1, Shimo-Meguro, Meguro-ku 1-8-1, Shimo-M ARCO Tower 15F ARCO Tower 15F Headquarters Headquarters Freescale Semiconductor Japan Ltd. Freescale Semiconductor Japan Ltd. **Japan:** www.freescale.com/support www.freescale.com/support +33 1 69 35 48 48 (French) +33 1 69 35 48 48 (French) +49 89 92103 559 (German) +49 89 92103 559 (German) +46 8 52200080 (English) +46 8 52200080 (English) +44 1296 380 456 (English) 81829 Muenchen, Germany Schatzbogen 7 Schatzbogen 7 Technical Information Center Technical Information Center **Treescale Halpleiter Dectschland Graph** Freescale Halbleiter Deutschland GmbH Europe, Middle East, and Africa: **Europe, Middle East, and Africa:** www.freescale.com/support www.freescale.com/support +1-480-768-2130 11-480-768-2130 +1-800-521-6274 or +1-800-521-6274 or Tempe, Arizona 85284 Tempe, Arizona 85284 2100 East Elliot Road 2100 East Elliot Road Technical Information Center, EL516 Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. USA/Europe or Locations Not Listed: **USA/Europe or Locations Not Listed:**  LDCForFreescale Semiconductor +1-303-675-2140 Japan Technical Information Center, EL516 conpertgroup.com Literature Distribution Center @hibbertgroup.com Literature Distribution Center eguro, Meguro-ku

> circuits or integrated circuits based on the information in this document. circuits or integrated circuits based implied copyright licenses granted hereunder to design or fabricate any integrated implied copyright licenses granted hereunder to design or fabricate any integrated Information in this document is provided solely to enable system and software<br>implementers to use Freescale Semiconductor products. There are no express or implementers to use Freescale Semiconductor products. There are no express or Information in this document is provided solely to enable system and software on the information in this document.

http://www.freescale.com/support

http://www.freescale.com/support

**Web Support:**  www.freescale.com **Home Page:** 

Web Support: www.freescale.com Home Page: *How to Reach Us:*

How to Reach Us:

claims, costs, damages, and expenses, and reasonable attorney fees arising out of,<br>directly or indirectly, any claim of personal injury or death associated with such purchase or use Freescale Semiconductor products for any such unintended or<br>unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and could create a situation where personal injury or death may occur. Should Buyer not designed, intended, or authorized for use as components in systems intended for<br>surgical implant into the body, or other applications intended to support or sustain life,<br>or for any other application in which the failu under its patent rights nor the rights of others. Freescale Semiconductor products are customer's technical experts. Freescale Semiconductor does not convey any license parameters, including "Typicals", must be validated for each customer application by product or circuit, and specifically disclaims any and all liability, including without<br>limitation consequential or incidental damages. "Typical" parameters that may be guarantee regarding the suitability of its products for any particular purpose, nor does Semiconductor was negligent regarding the design or manufacture of the part. Semiconductor was negligent regarding the design or manufacture of the part. unintended or unauthonized use, even if such claim alleges that Freescale unintended or unauthorized use, even if such claim alleges that Freescale directly or indirectly, any claim of personal injury or death associated with such claims, costs, damages, and expenses, and reasonable attorney fees arising out of, its officers, employees, subsidiaries, affiliates, and distributors harmless against all its officers, employees, subsidiaries, affiliates, and distributors harmless against all unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and purchase or use Freescale Semiconductor products for any such unintended or could create a situation where personal injury or death may occur. Should Buyer or for any other application in which the failure of the Freescale Semiconductor product surgical implant into the body, or other applications intended to support or sustain life, not designed, intended, or authorized for use as components in systems intended for under its patent rights nor the rights of others. Freescale Semiconductor products are customer's technical experts. Freescale Semiconductor does not convey any license parameters, including "Typicals", must be validated for each customer application by in different applications and actual performance may vary over time. All operating in different applications and actual performance may vary over time. All operating provided in Freescale Semiconductor data sheets and/or specifications can and do vary provided in Freescale Semiconductor data sheets and/or specifications can and do vary limitation consequential or incidental damages. "Typical" parameters that may be product or circuit, and specifically disclaims any and all liability, including without Freescale Semiconductor assume any liability arising out of the application or use of any Freescale Semiconductor assume any liability arising out of the application or use of any guarantee regarding the suitability of its products for any particular purpose, nor does any products herein. Freescale Semiconductor makes no warranty, representation or any products herein. Freescale Semiconductor makes no warranty, representation or Freescale Semiconductor reserves the right to make changes without further notice to Freescale Semiconductor reserves the right to make changes without further notice to

and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free<br>counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative. Freescale sales representative. counterparts. For further information, see and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free RoHS-compliant and/or Pb-free versions of Freescale products have the functionality RoHS-compliant and/or Pb-free versions of Freescale products have the functionality <http://www.freescale.com>or contact your

http://www.freescale.com/epp. <http://www.freescale.com/epp> For information on Freescale's Environmental Products program, go to For information on Freescale's Environmental Products program, go to

their respective owners Freescale™, the Freescale logo, CodeWarrior, fieldBIST, and StarCore are trademarks<br>of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. of Freescale Semiconductor, Inc. All other product or service names are the property of Freescale™, the Freescale logo, CodeWarrior, fieldBIST, and StarCore are trademarks

© Freescale Semiconductor, Inc. 2004, 2008. All rights reserved © Freescale Semiconductor, Inc. 2004, 2008. All rights reserved.

