

FEATURES

- High-speed access and cycle times: 25, 35 ns
- Automatic power-down at deselect
- Pin-compatible with standard 4K × 4 separate I/O SRAMs
- Low-power CMOS process: 600 mW active (typical) 35 mW standby (typical)
- High-reliability six-transistor memory cell
- Capable of withstanding greater than 2000 V ESD
- 24-lead, 300 mil plastic DIP, SOG and SOJ packages


DESCRIPTION

The VT20C71 and VT20C72 are high-speed static RAMs organized as 4,096 words by 4 bits. They were developed in conjunction with VISIC Inc., and are fabricated using an advanced 1.5 micron CMOS process. These devices offer very high performance and reliability as well as low power, making them suitable for use in high-performance cache memory, writable control store, and high-speed data buffer applications. The VT20C71 and VT20C72 feature an automatic power-down that offers a standby current of only 7 mA (typical) when deselected.

For easy memory expansion, both devices have active-LOW Chip Enable (\bar{E}) and Write Enable (\bar{W}) signals, as well as three-state outputs. The outputs may be placed in the high-impedance state with the Write Enable signal LOW (VT20C72 only) or with the Chip Enable HIGH.

The VT20C71 and VT20C72 are packaged in 300 mil dual in-line packages with industry-standard pinouts, and in 24-lead small-outline packages. They are compatible with other static RAMs, yet offer higher speeds for increased system performance.


PIN DIAGRAM



PIN NAMES

A0 - A11	Address Inputs
I0 - I3	Data Input
O0 - O3	Data Output
E ($\bar{C}\bar{E}$)	Chip Enable
W ($\bar{W}\bar{E}$)	Write Enable
VCC	Power (5 V)
GND	Ground (0 V)

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Ambient Operating Temperature (TA)	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Voltage on Any Terminal Relative to Ground	-1.5 V to +7.0 V
Short Circuit Current	30 mA
Static Discharge Voltage	>2000 V
Latch-Up Current (TA = 0°C to +70°C)	>200 mA

Stresses above those listed may cause permanent damage to the device. These are stress ratings only, and functional operation of this device under these or any conditions

above those indicated in this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS TA = 0°C to +70°C, VCC = 5 V ±10%, Note 1


Symbol	Parameter	Min	Typ	Max	Unit	Conditions
VIL	Input LOW Voltage	-1.0		0.8	V	Note 2
VIH	Input HIGH Voltage	2.2		VCC + 1.0	V	Note 3
IIL	Input Leakage Current	-10		10	uA	VIN = VCC to GND
IOL	Output Leakage Current	-10		10	uA	
VOH	Output HIGH Voltage	2.4			V	IOUT = -4 mA
VOL	Output LOW Voltage			0.4	V	IOUT = 8 mA
ICC	Power Supply Current 25 ns 35 ns			135 120	mA mA	\bar{E} = VIL, outputs open-load
ISM	Standby Current			10	mA	\bar{E} ≥ VIH

CAPACITANCE TA = 25°C, f = 1 MHz


Symbol	Parameter	Typ	Max	Unit	Condition
CI	Input Capacitance	7	10	pF	
CO	Output Capacitance	7	10	pF	

AC TEST CONDITIONS

Input Voltage Levels	0 V to 3 V
Input Transition Times	5 ns
Input Reference Level	1.5 V
Output Reference Level	1.5 V
Output Load	Figures 1a and 1b

AC TESTING LOAD CIRCUIT
FIGURE 1a. OUTPUT LOAD CIRCUIT A


*INCLUDES SCOPE AND TEST JIG.

FIGURE 1b. OUTPUT LOAD CIRCUIT B


*INCLUDES SCOPE AND TEST JIG.

Notes:


- Operation across the temperature range is guaranteed with 400 linear feet per minute of air flow.
- VIL min is -2.0 V for pulse widths of less than 20 ns.
- All input pins are diode-clamped to VCC. Some testers may not have enough drive capability to reach the maximum input voltage.

READ CYCLE TIMING CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, Note 1


Symbol	Parameter	VT20C71-25 VT20C72-25		VT20C71-35 VT20C72-35		Unit	Condition
		Min	Max	Min	Max		
t _{RC}	Read Cycle	25		35		ns	
t _{AA}	Address Access		25		35	ns	
t _{OH}	Output Hold from Address Change	5		5		ns	
t _{EA}	\bar{E} LOW to Output Valid		25		35	ns	
t _{LZE}	\bar{E} LOW to Output Low-Impedance	3		3		ns	
t _{HZE}	\bar{E} HIGH to Output High-Impedance		15		15	ns	Output Load Figure 1b
t _{PU}	\bar{E} LOW to Power-Up	0		0		ns	
t _{PD}	\bar{E} HIGH to Power-Down		15		15	ns	
t _{RCS}	Read Command Set-Up	0		0		ns	
t _{RCH}	Read Command Hold	0		0		ns	

TIMING DIAGRAMS

READ CYCLE NO. 1 ($\bar{W} = V_{IH}$, $\bar{E} = V_{IL}$)



READ CYCLE NO. 2, Note 2




Notes:

- All timing parameters were measured with output load figure 1a unless otherwise noted.
- Address valid prior to or coincident with \bar{E} transition LOW.

WRITE CYCLE TIMING CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, Note 1


Symbol	Parameter	VT20C71-25 VT20C72-25		VT20C71-35 VT20C72-35		Unit	Condition
		Min	Max	Min	Max		
tWC	Write Cycle	25		35		ns	
tEW	Enable LOW to End of Write	25		35		ns	
tAW	Address Set-Up to End of Write	20		30		ns	
tWR	Address Hold from End of Write	0		0		ns	
tAWS	Address Set-Up to Beginning of Write	0		0		ns	
tWP	Write Pulse Width	20		25		ns	
tDS	Data In Set-Up to End of Write	12		15		ns	
tDH	Data In Hold after End of Write	0		0		ns	
tHZW	Write LOW to Output High-Impedance (VT20C72)		10		15	ns	Output Load Figure 1b
tLZW	Write HIGH to Output Low-Impedance (VT20C72)	0		0		ns	
tWA	Write LOW to Output Valid (VT20C71)	25		35		ns	
tDA	Data In Valid to Output Valid (VT20C71)	25		35		ns	

TIMING DIAGRAM
WRITE CYCLE NO. 1, Notes 2 and 3

Notes:

1. All timing parameters were measured with output load figure 1a unless otherwise noted.
2. W-controlled write cycle.
3. Both E and W must be LOW to initiate a write. Either signal can terminate a write by going HIGH; thus, data set-up and hold are referenced to the rising edge of E or W, whichever occurs first.

TIMING DIAGRAM (Cont).

WRITE CYCLE NO. 2, Notes 1 - 3



4

Notes:

1. \bar{E} -controlled write cycle.
2. Both \bar{E} and \bar{W} must be LOW to initiate a write. Either signal can terminate a write by going HIGH; thus, data set-up and hold are referenced to the rising edge of \bar{E} or \bar{W} , whichever occurs first.
3. If \bar{E} goes HIGH simultaneously with \bar{W} high, the output remains in a high-impedance state (VT20C72 only).