#### 1.0 INTRODUCTION

#### 1.1 GENERAL DESCRIPTION

The SBP 9961 Controller is a ruggedized, monolithic, programmable, multifunction system support device fabricated with oxide separated Integrated Injection Logic (I<sup>2</sup>L) technology. The SBP 9961 provides the SBP 9900 series Family of Microprocessors with a maskable prioritized interrupt encoding capability. I<sup>2</sup>L technology enables the SBP 9961's static logic and TTL compatible I/O to operate over a very wide ambient temperature range from a single d-c power source.

#### 1.2 KEY FEATURES

- SBP 9900 Series Microprocessor Family Peripheral
- 15 Dedicated, Maskable, Prioritized, Encoded Interrupts
- 12 mA Current Sinking Outputs
- 40-Pin Package
- TTL Compatible I/O
- Wide Ambient Temperature Operation
  - SBP 9961NJ: -55°C to +125°C (with high-reliability processing) (screened to MIL-STD 883B)
- I<sup>2</sup>L Technology
  - Constant-Current Power Source
  - Fully Static Operation
  - Single-Phase Edge-Triggering Clock
  - Wide Temperature Stability

### 2.0 FUNCTIONAL DESCRIPTION

## 2.1 SBP 9961/CPU INTERFACE

The SBP 9961 communicates with the CPU through the Communications Register Unit (CRU) interface as shown in Figures 1 and 3. The SBP 9961's CRU interface consists of: a) five CRU address select lines (S0-S4) b) a single chip enable (CE), c) a 9961-to-CPU serial data-bit line (CRUIN), d) a CPU-to-9961 serial data-bit line (CRUOUT), and e) a CPU-to-9961 serial data-bit clock (CRUCLK). When  $\overline{CE}$  is activated (logic-level low), S0-S4 selects a specific CRU bit function as indicated in Table 1. In the case of a SBP 9961 write operation, the datum is transferred from the CPU to the SBP 9961 via the CRUOUT line. The CRUQUT datum is strobed into the selected 9961 CRU bit function by CRUCLK. In the case of a SBP 9961 read operation, the selected CRU bit function is sampled by the CPU via the CRUIN line.

#### **PRODUCT PREVIEW**

This document contains information on a product under development. Texas instruments reserves the right to change or discontinue this product without notice.

**TABLE 1 -- CRU BIT ASSIGNMENTS** 

| CRU BIT | SO | S1  | S2 | S3 | S4 | CRU READ DATA | CRU WRITE DATA             |
|---------|----|-----|----|----|----|---------------|----------------------------|
| _       | •  | 0   | 0  | 0  | 0  | Control Bit   | Control Bit <sup>(1)</sup> |
| 0       | 0  |     | 0  | 0  | 1  | INT1 (2)      | Mask1 (3)                  |
| 1       | 0  | 0   | -  | 1  | 0  | INT2          | Mask2                      |
| 2       | 0  | 0   | 0  |    | -  |               |                            |
| 3       | 0  | 0   | 0  | 1  | 1  | ĪNT3          | Mask3                      |
| 4       | 0  | 0   | 1  | 0  | 0  | INT4          | Mask4                      |
| 5       | 0  | 0   | 1  | 0  | 1  | INT5          | Mask5                      |
| 6       | 0  | o   | 1  | 1  | 0  | INT6          | Mask6                      |
| 7       | o  | 0   | 1  | 1  | 1  | INT7          | Mask7                      |
| 8       | 0  | 1   | 0  | 0  | 0  | INT8          | Mask8                      |
| 9       | 0  | 1 1 | 0  | 0  | 1  | INT9          | Mask9                      |
| 10      | 0  | 1   | 0  | 1  | 0  | INT 10        | Mask 10                    |
| 11      | 0  | 1   | 0  | 1  | 1  | INT11         | Mask11                     |
| 12      | 0  | 1   | 1  | 0  | 0  | INT12         | Mask12                     |
| 13      | 0  | 1   | 1  | 0  | 1  | INT13         | Mask13                     |
| 14      | 0  | 1   | 1  | 1  | 1  | INT14         | Mask 14                    |
| 15      | 0  | 1   | 1  | 1  | 1  | INT 15/INTREQ | Mask 15                    |

NOTES:

- (1) 0 = Interrupt Mode; 1 = No operation except CRU bit 15 INTREQ
- (2) Data present on INT input will be read regardless of mask value.
- (3) While in the Interrupt Mode (Control Bit = 0), writing a "1" into a mask will enable interrupt, "0" will disable.


## 2.2 INTERRUPT CONTROL

A block diagram of the SBP 9961 interrupt control section is shown in Figure 2. The interrupt inputs are sampled on the positive-going edge of CLOCK and are ANDed with their respective mask bits. If an interrupt input is active (low) and enabled (MASK = 1), the signal is passed through the priority encoder where the highest priority signal is encoded into a 4-bit binary word as shown in Table 2. This word, along with an interrupt request, is then output to the CPU on the positive-going edge of the next CLOCK.

The output signals will remain valid until either the corresponding interrupt input is removed, the interrupt is disabled (MASK = 0), or a higher priority enabled interrupt becomes active. When the highest priority enabled interrupt is removed, the code corresponding to the next highest priority enabled interrupt is output. If no enabled interrupt is active, INTREQ will be pulled to logic-level high with ICO-IC3 retaining the last asserted interrupt code. RESET (power-up reset) will force the interrupt code ICO-IC3 to (0,0,0,0) with INTREQ pulled high, and will reset all mask bits low (interrupts disabled). Individual interrupts can be subsequently enabled (disabled) by programming the appropriate mask bits. Unused interrupt inputs may be used as data inputs by disabling the interrupt (MASK = 0).


## PRODUCT PREVIEW

681



PRODUCT PREVIEW

This document contains information on a product under development. Texas Instruments reserves the right to change or discontinue this product without notice.



#### PRODUCT PREVIEW

TABLE 2
INTERRUPT CODE GENERATION


| INTERRUPT/STATE | PRIORITY    | ¹co    | l <sub>C1</sub> | I <sub>C2</sub> | lc3    | INTREO |
|-----------------|-------------|--------|-----------------|-----------------|--------|--------|
| ĪN <b>T</b> 1   | 1 (HIGHEST) | 0      | 0               | 0               | 1      | 0      |
| INT 2           | 2           | 0      | 0               | 1               | 0      | 0      |
| INT 3           | 3           | 0      | 0               | 1               | 1      | 0      |
| ĪNT 4           | 4           | 0      | 1               | 0               | 0      | 0      |
| ĪNT 5           | 5           | 0      | 1               | 0               | 1      | 0      |
| INT 6           | 6           | 0      | 1               | 1               | 0      | o      |
| INT 7           | 7           | 0      | 1               | 1               | 1      | o      |
| INT 8           | 8           | 1      | 0               | 0               | 0      | o      |
| INT 9           | 9           | 1      | 0               | 0               | 1      | o      |
| INT 10          | 10          | 1      | 0               | 1               | 0      | 0      |
| INT 11          | 11          | 1      | 0               | 1               | 1      | О      |
| INT 12          | 12          | 1      | 1               | 0               | 0      | О      |
| INT 13          | 13          | 1      | 1               | 0               | 1      | o      |
| INT 14          | 14          | 1      | 1               | 1               | О      | 0      |
| INT 15          | 15 (LOWEST) | 1      | 1               | 1               | 1      | o      |
| NO INTERRUPT    | -           | Note 1 | Note 1          | Note 1          | Note 1 | 1      |

(1) ICO-IC3 hold the level code of the previous interrupt.

PRODUCT PREVIEW

681

This document contains information on a product under development. Texas Instruments reserves the right to change or discontinue this product without notice.



### PRODUCT PREVIEW


## 2.6 SBP 9961 PIN ASSIGNMENTS AND FUNCTIONS

| SIGNATURE                | PIN            | I/O              | DESCRIPTION  |
|--------------------------|----------------|------------------|--|
| \$0<br>\$1<br>\$2<br>\$3 | 33<br>35<br>31 | IN<br>IN         | ADDRESS SELECT LINES. The data bit being accessed by the CRU interface is specified by the 4-bit code appearing on S1—S4. S0 is used as the high order select line when the SBP 9961 is used with the SBP 9960. Otherwise, tie S0 to logic-level low.  |
| \$3<br>\$4               | 34<br>32       | IN<br>I <b>N</b> |  |
| CRUIN                    | 28             | OUT              | CRU DATA IN (to CPU). Data specified by S0-S4 is transmitted to the CPU by CRUIN. When $\overline{CE}$ is not active, CRUIN is logic-level high.   |
| CRUOUT                   | 17             | IN               | CRU DATA OUT (from CPU). When $\overrightarrow{CE}$ is active, data present on the CRUOUT input will be sampled during CRUCLK and written into the CRU bit specified by S0-S4  |
| CRUCLK                   | 1              | IN               | CRU CLOCK (from CPU). CRUCLK specifies that valid data is present on the CRUOUT line.  |
| RESET                    | 38             | IN               | POWER-UP RESET. When active (low), RESET forces all interrupt masks to "0", and disables the clock.  |
| CE                       | 2              | IN               | CHIP ENABLE. When active (low), data transfers may occur between the CPU and the SBP 9961.   |
|                          | 11<br>24       | NC<br>NC         |  |
|                          | 30<br>36       | NC<br>NC         |  |
| IC0                      | 39<br><b>3</b> | NC<br>OUT        | INTERRIPT CODE LINES (** CRU) 100 (MCR) (1 1 1 100   |
| IC1                      | 4              | OUT              | INTERRUPT CODE LINES (to CPU). ICO (MSB) through IC3 output the binary code corresponding to the highest priority enabled interrupt most recently asserted.  |
| IC2                      | 5              | OUT              | 5 5 The state of t |
| IC3                      | 6              | OUT              |  |
| INTREQ                   | 7              | OUT              | INTERRUPT REQUEST (to CPU). When active (low) INTREQ indicates to the CPU that an enabled interrupt has been asserted, prioritized, and encoded.   |
| CLOCK                    | 9              | IN               | CPU SYSTEM CLOCK. Used by the SBP 9961 to synchronize the interrupt interface (INTREQ, ICO-IC3) to the CPU.  |
| INJ                      | 40             |                  | Supply Current   |
| GND                      | 19, 20         |                  | Ground   |
| V <sub>CC</sub>          | 37<br>12       | IN               | Common voltage return/reference for all output pull-up resistors.  INTERRUPT INPUTS. When active (low), the signal is ANDed with its corresponding   |
| ĪNT2                     | 13             | IN               | mask bit and if enabled sent to the interrupt control section. INT1 has highest priority.  |
| INT3                     | 21             | IN               | as the most open section. Her i has ingliest priority.   |
| INT4                     | 14             | IN               |  |
| INT5                     | 15             | IN               |  |
| INT6<br>INT7             | 16<br>18       | IN<br>IN         |  |
| INT8                     | 8              | iN               |  |
| INT9                     | 10             | IN               |  |
| INT10                    | 22             | IN               |  |
| INT11                    | 23             | IN               |  |
| INT12<br>INT13           | 25<br>26       | IN<br>IN         |  |
| INT14                    | 27             | IN               |  |
| INT 15                   | 29             | IN               |  |
| 1                        | - 1            | İ                |  |

## PRODUCT PREVIEW

This document contains information on a product under development. Texas Instruments reserves the right to change or discontinue this product without notice.

### SBP 9961



## 3.0 ELECTRICAL SPECIFICATIONS

## 3.1 RECOMMENDED OPERATING CONDITIONS, UNLESS OTHERWISE NOTED I<sub>CC</sub>= 130 mA

|                                    | MIN | NOM | MAX | UNIT |
|------------------------------------|-----|-----|-----|------|
| Supply current, ICC                | 115 | 130 | 145 | mA   |
| High-level output voltage, VOH     |     |     | 5.5 | V    |
| Low-level output current, IOI      |     |     | 12  | mA   |
| Operating free-air temperature, TA | -55 |     | 125 | °C   |

# 3.2 ELECTRICAL CHARACTERISTICS (OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE, UNLESS OTHERWISE NOTED)

| PARAMETER                     | TEST CONDITIONS†                                      |   | MIN | TYP | MAX  | UNIT |
|-------------------------------|---|---|-----|-----|------|------|
| VIH High-level input voltage  |   |   | 2   |     |      | V    |
| VIL Low-level input voltage   |   |   |     |     | 0.8  | V    |
| VIK Input clamp voltage       | I <sub>CC</sub> = MIN,                                | I <sub>I</sub> = -12 mA                           |     |     | -1.5 | ٧    |
| IOH High-level output current | I <sub>CC</sub> = 130 mA,<br>V <sub>IL</sub> = 0.8 V, | V <sub>IH</sub> = 2 V,<br>V <sub>OH</sub> = 5.5 V |     |     | -400 | μА   |
| VOL Low-level output voltage  | I <sub>CC</sub> = 130 mA,<br>V <sub>IL</sub> = 0.8 V, | V <sub>IH</sub> = 2 V,<br>I <sub>OL</sub> = 12 mA |     |     | 0.5  | V    |
| I Input current               | I <sub>CC</sub> = 130 mA,                             | V <sub>l</sub> = 2.4 V                            |     | 180 |      | μΑ   |

<sup>&</sup>lt;sup>†</sup>For conditions shown as MAX, use the appropriate value specified under recommended operating conditions

#### PRODUCT PREVIEW

 $<sup>^\</sup>dagger$ All typical values are at I<sub>CC</sub> = 130 mA, T<sub>A</sub> = 25°C.


## 3.3 TIMING REQUIREMENTS OVER FULL RANGE OF OPERATING CONDITIONS

| PAR             | AMETER  | MIN | NOM  | MAX | UNIT |
|-----------------|---|-----|------|-----|------|
| tc              | Clock cycle time                                  | 333 |      |     | ns   |
| tr              | Clock rise time                                   |     | 10   | 20  | n\$  |
| tf              | Clock fall time                                   |     | 10   | 20  | ns   |
| <sup>t</sup> wL | Clock pulse low width                             | 111 | **** |     | ns   |
| <sup>t</sup> wH | Clock pulse high width                            | 222 |      |     | ns   |
| t <sub>su</sub> | Setup time for S0-S4, CE, or CRUOUT before CRUCLK |     | 200  |     | ns   |
| t <sub>su</sub> | Setup time, input before valid CRUIN              |     | 200  |     | ns   |
| t <sub>su</sub> | Setup time, interrupt before clock high           |     | 60   |     | ns   |
| tw(CRUCLK)      | CRU clock pulse width                             |     | 100  |     | ns   |
| th              | Address hold time                                 |     | 80   |     | ns   |

## 3.4 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

| PARAMETER |   | TEST CONDITIONS                                 | MIN | TYP | MAX | UNIT |
|-----------|---|---|-----|-----|-----|------|
| tPD       | Propagation delay, ↑ CLOCK to valid INTREQ, ICO-IC3 | C <sub>L</sub> = 100 pF. R <sub>L</sub> = 390 Ω |     | 150 |     | ns   |
| tPD       | Propagation delay, S0-S4 or CE<br>to valid CRUIN    | $C_L$ = 100 pF, $R_L$ = 390 $\Omega$            |     | 330 |     | ns   |


## 4.0 INPUT, OUTPUT STRUCTURES




## PRODUCT PREVIEW

## 5.0 MECHANICAL DATA

## 5.1 40-PIN PLASTIC DUAL-IN-LINE PACKAGE



## 5.2 40-PIN CERAMIC DUAL-IN-LINE PACKAGE



#### PRODUCT PREVIEW