

# M65830P,FP DIGITAL DELAY

## DESCRIPTION


The M65830 is a CMOS IC developed to produce surround effects on TV sets and video disc players. Among the series, it has the highest degree of freedom in the selection of delay time, so it permits fine adjustments when mounted on a set.

## FEATURES

- Selection of delay time in a range between 0.5msec and 32.0msec in 64 increments of 0.5msec
- Selection of delay time is controlled by serial data
- Built-in A-D, D-A converters, input/output low-pass filter, and 16K bit memory
- High sound quality is assured by simple system construction, due to A-D, D-A converters with ADM (Adaptive Delta Modulation) system

Output noise voltage : -95.0dBV (typ)

Total harmonic distortion : 0.2% (typ)



Outline 24P4(P)  
2.54mm pitch 600mil DIP  
(13.0mm × 31.1mm × 3.8mm)




Outline 24P2W-A(FP)  
1.27mm pitch 450mil SOP  
(8.4mm × 15.0mm × 2.0mm)

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range.....Vcc, Vdd = 4.5~5.5V

Rated supply voltage.....Vcc, Vdd = 5V



# M65830P,FP


## DIGITAL DELAY

### PIN CONFIGURATION

DIGITAL VDD	1	24	ANALOG Vcc
OSCILLATOR INPUT	2	23	LOW PASS FILTER 1 INPUT
OSCILLATOR OUTPUT	3	22	LOW PASS FILTER 1 OUTPUT
REQ	4	21	OP AMP 1 OUTPUT
SCK	5	20	OP AMP 1 INPUT
DATA	6	19	REFERENCE
IDSW	7	18	CURRENT CONTROL 1
IDFLAG	8	17	CURRENT CONTROL 2
TEST1	9	16	OP AMP 2 INPUT
TEST2	10	15	OP AMP 2 OUTPUT
DIGITAL GND	11	14	LOW PASS FILTER 2 INPUT
ANALOG GND	12	13	LOW PASS FILTER 2 OUTPUT

Outline 24P4(P)  
24P2W-A(FP)

### IC INTERNAL BLOCK DIAGRAM



## PIN DESCRIPTION

Pin No.	Symbol	Name	I/O	Function
①	V <sub>DD</sub>	Digital power supply	—	
②	X <sub>IN</sub>	Oscillator input	I	Connect a 2MHz ceramic oscillator
③	X <sub>OUT</sub>	Oscillator output	O	Input an external clock, if used, to pin ②
④	REQ	Request	I	Data request input
⑤	SCK	Shift clock	I	Serial data shift clock input
⑥	DATA	Data	I	Serial data input
⑦	IDSW	ID switch	I	External input pin for 4th bit of ID code
⑧	IDFLAG	ID flag	O	Data input checking pulse and serial data output
⑨	TEST1	Test 1	—	L = normal mode
⑩	TEST2	Test 2	—	L = normal mode
⑪	D GND	Digital GND	—	
⑫	A GND	Analog GND	—	
⑬	LPF2 OUT	Low pass filter 2 output	O	Make up, with external C and R, a low pass filter on the output end
⑭	LPF2 IN	Low pass filter 2 input	I	
⑮	OP2 OUT	OP amp 2 output	O	Make up, with an external C, an integrator for demodulation
⑯	OP2 IN	OP amp 2 input	I	
⑰	CC2	Current control 2	—	Demodulator ADM control
⑱	CC1	Current control 1	—	Modulator ADM control
⑲	REF	Reference	—	Analog reference voltage = 1/2V <sub>CC</sub>
⑳	OP1 IN	OP amp 1 input	I	Make up, with external C and R, an integrator for demodulation
㉑	OP1 OUT	OP amp 1 output	O	
㉒	LPF1 OUT	Low pass filter 1 output	O	Make up, with external C and R, a low pass filter on the input end
㉓	LPF1 IN	Low pass filter 1 input	I	
㉔	V <sub>CC</sub>	Analog power supply	—	

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = 25 °C, unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>CC</sub>	Supply voltage	6.5	V
I <sub>CC</sub>	Circuit current	100	mA
P <sub>d</sub>	Power dissipation	M65830P	1
		M65830FP	0.8
T <sub>opr</sub>	Operating temperature	-20~+75	°C
T <sub>stg</sub>	Storage temperature	-40~+125	°C

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC</sub>	Analog supply voltage		4.5	5	5.5	V
V <sub>DD</sub>	Digital supply voltage		4.5	5	5.5	V
V <sub>CC-V<sub>DD</sub></sub>	Voltage difference between V <sub>CC</sub> and V <sub>DD</sub>		-0.3	0	0.3	V
f <sub>clk</sub>	Clock frequency		1	2	3	MHz
V <sub>IH</sub>	Input voltage (H level)		0.7V <sub>DD</sub>	—	V <sub>DD</sub>	V
V <sub>IL</sub>	Input voltage (L level)		0	—	0.3V <sub>DD</sub>	V
f <sub>sck</sub>	Serial clock		—	—	4.0	MHz

ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V, f = 1kHz, V<sub>o</sub> = 100mVrms, T<sub>a</sub> = 25 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I <sub>CC</sub>	Circuit current	No signal	—	16	35	mA
G <sub>v</sub>	Input/output voltage gain	R <sub>L</sub> = 47k Ω	-3.5	-0.5	2.5	dB
V <sub>Omax</sub>	Max. output voltage	THD = 10 %	0.7	1	—	Vrms
THD	Output distortion	30kHz LPF	—	0.2	1.0	%
N <sub>o</sub>	Output noise voltage	DIN-AUDIO	—	-95	-75	dBV
SVRR	Power suppression ratio	ΔV <sub>CC</sub> = -20dBV, f = 100Hz	—	-40	-25	dB
I <sub>CCS</sub>	Sleep current	Current flowing under sleep mode condition	—	12	30	mA

# M65830P,FP

## DIGITAL DELAY

### FUNCTION DESCRIPTION

#### (1) Delay time

D6	D5	D4	D3	D2	D1	Delay time(ms)
L	L	L	L	L	L	0.5
				H	H	1.0
				L	H	1.5
			H	L	2.0	
			H	H	2.6	
			L	H	3.1	
		H	L	L	L	3.6
				H	L	4.1
				L	H	4.6
			H	L	L	5.1
				H	L	5.6
				L	H	6.1
	H	L	L	L	L	6.7
				H	L	7.2
				L	H	7.7
			H	L	L	8.2
				H	L	8.7
				L	H	9.2
		H	L	L	L	9.7
				H	L	10.2
				L	H	10.8
			H	L	L	11.3
				H	L	11.8
				L	H	12.3
	H	L	L	L	L	12.8
				H	L	13.3
				L	H	13.8
			H	L	L	14.3
				H	L	14.8
				L	H	15.4
		H	L	L	L	15.9
				H	L	16.4
				L	H	16.4

D6	D5	D4	D3	D2	D1	Delay time(ms)
H	L	L	L	L	L	16.9
				H	H	17.4
				L	L	17.9
			H	L	18.4	
			H	H	18.9	
			L	H	19.5	
		H	L	L	L	20.0
				H	L	20.5
				L	H	21.0
			H	L	L	21.5
				H	L	22.0
				L	H	22.5
	H	L	L	L	L	23.0
				H	L	23.6
				L	H	24.1
			H	L	L	24.6
				H	L	25.1
				L	H	25.6
		H	L	L	L	26.1
				H	L	26.6
				L	H	27.1
			H	L	L	27.6
				H	L	28.2
				L	H	28.7
	H	L	L	L	L	29.2
				H	L	29.7
				L	H	30.2
			H	L	L	30.7
				H	L	31.2
				L	H	31.7
		H	L	L	L	32.3
				H	L	32.8
				L	H	32.8


Note. D1~D6 for delay time setting correspond to D1~D6 in serial data (see (3))

#### (2) Sampling frequency $f_s$

$f_s = 500\text{kHz}$  (if master clock frequency  $f_{ck} = 2\text{MHz}$ )

#### (3) Delay time setting

Delay time can be controlled by means of serial data inputted in the following timing from a microcomputer.



DATA is read at the negative-going edge of SCK. The last 12 bits are loaded at the positive-going edge of REQ.

#### (4) ID code and IDSW pins

ID code is used to control each IC in case more than one pieces of the M65830P, FP are used or other ICs are concurrently used.

IDSW is the control pin for reading serial data. If an ID code inputted does not meet the following conditions 1 or 2, or an ID code is inputted to an external setting pin other than that indicated below (pin ⑦ IDSE), the IC cannot read serial data, and the previous setting conditions remain in effect.

#### ID CODE SETTING TABLE

Condition	External setting pin	ID code				DATA READ
	Pin ⑦ IDSW	ID1	ID2	ID3	ID4	
1	L	L	L	H	L	Enabled
2	H	L	L	H	H	Enabled

# M65830P,FP

## DIGITAL DELAY

### (5) Sleep mode


In sleep mode, ① the output is muted; ② the internal input clock stops; and ③ memory operation stops, so the IC becomes inactive. This mode is controlled by serial data SLEEP in the following manner: "H": sleep mode; "L": normal mode.

### (6) Muting

If serial data MUTE is "H," the IC compulsively performs the mute function; if "L," muted condition is canceled.

### (7) IDFLAG

The IDFLAG pin outputs a "H" signal if serial data from microcomputer or the like is correctly inputted. In addition, this pin, for checking purposes, outputs serial data containing information about the currently set operation mode.



### (8) Reset

The IC is reset automatically when powered up. Then approximately 120msec later (provided that  $V_{CC} = 5V$  and  $C$  connected to pin ⑱ =  $47\mu F$ ), the reset state is automatically released. At this point delay time is set to 20.0msec.

※ About reset time


The factors that determine the IC's reset time is the internal resistance  $R$  of the IC and the value of capacitor  $C$  connected to pin ⑱ (REF). The reset time is obtained by the following equation.

$$\text{Reset time} = 2.5 \times C [\mu F]$$

Example: If external capacitor  $C$  connected to pin 19 =  $47\mu F$  and  $V_{CC} = 5V$ :

$$\text{Reset time} = 2.5 \times 47 = 117.5 [\text{msec}]$$

\* Accordingly, reset time will be approximately 120msec.




TEST CONDITIONS

Symbol	Parameter	Conditions	Pin			Switch			Remark
			4	5	6	S7	S24	S30	
I <sub>cco</sub>	Circuit current	No signal	*	*	*	#	2	2	
G <sub>v</sub>	Voltage gain		*	*	*	#	1	1	G <sub>v</sub> = 20log(V <sub>o</sub> /V <sub>i</sub> )
T <sub>d</sub>	Delay time		*	*	*	#	1	1	See 1)
V <sub>omax</sub>	Max. output voltage	THD = 10% 30kHz L. P. F	*	*	*	#	1	1	
THD	Total high-harmonic distortion	30kHz L. P. F	*	*	*	#	1	1	
N <sub>o</sub>	Output noise voltage	V <sub>i</sub> = 0mVrms DIN AUDIO	*	*	*	#	1	2	
SVRR	Power suppression ratio	f = 100Hz ΔV <sub>cc</sub> = -20dBV	*	*	*	#	1	2	
I <sub>ccs</sub>	Sleep current	Sleep mode selected	*	*	*	#	1	1	







\* ...Set to "L" or "H" after serial data is inputted (See 3)  
 # ...1 or 2 (See the ID code setting table in (See 4))

TEST CIRCUIT




Units Resistance : Ω  
 Capacitance : F

TYPICAL CHARACTERISTICS



APPLICATION EXAMPLE



CERAMIC RESONATOR  
MANUFACTURED BY MURATA  
MFG CO., LTD.

\* The relative precision of capacitors marked with a \*  
should be within ± 5%

Units Resistance : Ω  
Capacitance : F