
#### TM4161EV4 65.536 BY 4-BIT MULTIPORT VIDEO RAM MODULE

JULY1984 - REVISED NOVEMBER 1985

- 65.536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 31-Pin Single-in-Line Package (SIP)
- Utilizes Four Multiport Video RAMs in Plastic Chip Carriers
- Serial In/Serial Out Capability
- Dual Accessibility One Port Sequential Access. One Port Random Access
- Four Serial Shift Registers for Sequential Access Applications, Each Comprised of Four Cascaded 64-Bit Segments
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- TR/QE as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- Supported by Tl's TMS34061 Video System Controller (VSC)
- SOE Simplifies Multiplexing of Serial Data Streams
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR
•	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
TM4161EV4-15	150 ns	100 ns	240 ns
TM4161EV/4-20	200 ns	135 ns	315 ns

- Separate CAS Control with Common Data-In and Data-Out Lines
- Low Power Dissipation:
  - -Operating . . . 1000 mW (Typ)
  - -Standby . . . 320 mW (Typ)
- Operating Free-Air Temperature . . . 0 °C to 70 °C



PIN NOMENCLATURE					
A0-A7	Address Inputs				
CAS1-CAS4	Column-Address Strobes				
DQ1-DQ4	Random-Access Data In/Data Out				
RAS	Row-Address Strobe				
SCLK	Serial Data Clock				
SIN1-SIN4	Serial Data In				
SOE	Serial Output Enable				
SOUT1-SOUT4	Serial Data Out				
TR/QE	Register Transfer/Q Output Enable				
V <sub>DD</sub>	5-V Supply				
VSS	Ground				
₩	Write Enable				



## **Dynamic RAM Modules**

#### description

The TM4161EV4 is a 256K dual-access dynamic random-access memory module organized as 65,536 × 4-bits in a 31-pin single-in-line package comprising four TMS4161FML, 65,536 × 1-bit Multiport Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with four decoupling capacitors. The random-access port makes the memory look like it is organized as 65,536 words of four bits each. The sequential access port is interfaced to four internal 256-bit dynamic shift registers each organized as four cascaded 64-bit shift register segments which are accessed serially. One, two, three, or four 64-bit shift register segments can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs.


The TM4161EV4 features full asynchronous dual access capability except when transferring data between the shift registers and the memory array.


Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift registers also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4161EV4 is guaranteed for operation from 0°C to 70°C.

#### functional block diagram





#### random-access address space to sequential-address space mapping

The TM4161EV4 is designed with each row divided into four, 64-column sections which map directly onto the four segments of each shift register (see TMS4161 functional block diagram). The first column section to be shifted out is selected by the two most-significant column-address bits. If the two bits represent binary 00, then one to four register segments can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) register segments can be shifted out in order. If the two bits represent 10, then one to two of the most-significant register segments can be shifted out in order. Finally, if the two bits represent 11 only the most-significant register segment can be shifted out. All register segments are shifted out with the least-significant bit (bit 0) first and the most-significant bit (bit 63) last. Note that if the two column-address bits equal 00 during the last register transfer cycle  $(\overline{TR}/\overline{QE}$  at logic level "0" as  $\overline{RAS}$  falls) a total of 256 bits can be sequentially read out of each serial output pin.

### 65.536 BY 4-BIT MULTIPORT VIDEO RAM MODULE

#### random-access operation

#### TR/QE

The TR/QE pin has two functions. First, it selects either register transfer or random-access operation as RAS falls, and second, during a random-access operation, it functions as an output enable after CAS falls.

To use the TM4161EV4 in the random-access mode,  $\overline{TR}/\overline{QE}$  must be high as  $\overline{RAS}$  falls. Holding  $\overline{TR}/\overline{QE}$  high as RAS falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding TR/QE low as RAS falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once CAS has been pulled low, TR/QE controls when the data will appear at the Q output (if this a read cycle). Whenever TR/QE is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4161EV4 dictates the use of early write cycles to prevent contention on DQ. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, W is brought low prior to CAS and the data is strobed in by CAS with setup and hold times referenced to this signal.

#### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  is held high. Data will not appear on the output until after both CAS and TR/QE have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if took is greater than took MAX, and truck is greater than truck MAX. Likewise, ta(C) MAX is valid only if tRLCL is greater than tRLCL MAX. Once the output is valid, it will remain valid while CAS and TR/QE are both low; CAS or TR/QE going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will always be in a high-impedance state.

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output



5

during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{\text{RAS}}$  causes all bits in each row to be refreshed.  $\overline{\text{CAS}}$  can remain high (inactive) for this refresh sequence to conserve power.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M4, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

#### sequential-access operation

#### TR/QE

Memory transfer operations involving parallel use of the shift registers are first indicated by bringing  $\overline{TR}/\overline{QE}$  low before  $\overline{RAS}$  falls low. This enables the switches connecting the 256 elements of the shift registers to the 256 bit lines of the memory array. The  $\overline{W}$  line determines whether the data will be transferred from or to the shift registers.

#### write enable (W)

In the sequential-access mode,  $\overline{W}$  determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array,  $\overline{W}$  is held low as  $\overline{RAS}$  falls, and, to transfer from the memory array to the shift registers,  $\overline{W}$  is held high as  $\overline{RAS}$  falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of  $\overline{RAS}$  for this mode of operation.

#### row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7,  $\overline{W}$ , and  $\overline{TR}/\overline{QE}$  are latched on the falling edge of  $\overline{RAS}$ .

#### register column address (A7, A6)

To select one of the four shift register segments within each shift register (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when  $\overline{\text{CAS}}$  falls. However, the  $\overline{\text{CAS}}$  and segment address signals need not be supplied every transfer cycle, only when it is desired to change or select a new segment.

#### **SCLK**

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view each shift register as though it were made of 256 rising edge D flip-flops connected D to Q. The TM4161EV4 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pins not only on the rising edge of SCLK but also after an access time of ta(RSO) from RAS high during a parallel load of the shift registers.

#### SIN and SOUT

Data is shifted in through the SIN pins and is shifted out through the SOUT pins. The TM4161EV4 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 8 ns after SCLK rises. When loading data into the shift registers from the serial inputs in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.



#### SOE

The serial output enable pin controls the impedance of the serial outputs, allowing multiplexing of more than one bank of TM4161EV4 memories into the same external video circuitry. When  $\overline{SOE}$  is at a logic low level, the SOUTs will be enabled and the proper data read out. When  $\overline{SOE}$  is at a logic high level, the SOUTs will be disabled and be in the high-impedance state.

#### refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift registers have remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift registers.

#### single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage range on any pin except VDD and data out (see Note 1)	to 10 V
Voltage range on VDD supply and data out with respect to VSS 1 \	/ to 6 V
Short circuit output current	50 mA
Power dissipation	4 W
Operating free-air temperature range	
Storage temperature range	150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage		0		>
VIH	High-level input voltage	2.4		V <sub>DD+0.3</sub>	٧
VIL	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	٧
TΔ	Operating free-air temperature	0		70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
  - Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this
    occurrence.
  - 4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



#### electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER TEST CONDITIONS T		TM	TM4161EV4-15		TM4161EV4-20		UNIT		
	PANAMICIEN	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
v <sub>он</sub>	High-level output voltage (DQ1-DQ4, SOUT1-SOUT4)	I <sub>OH</sub> = -5 mA	2.4			2.4			٧
VOL	Low-level output voltage (DQ1-DQ4, SOUT1-SOUT4)	I <sub>OL</sub> = 4.2 mA			0.4			0.4	٧
Iţ	Input current (leakage)	V <sub>I</sub> = 0 V to 5.8 V, V <sub>DD</sub> = 5 V, All other pins = 0 V			± 10			± 10	μΑ
lo	Output current (leakage) (DQ1-DQ4, SOUT1-SOUT4)	V <sub>O</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V		•	± 10			± 10	μА
I <sub>DD</sub> 1	Average operating current during read or write cycle	t <sub>C(rd)</sub> = minimum cycle time, TR/QE low after RAS falls, <sup>‡</sup> SCLK and SIN low, SOE high, No load on DQ1-DQ4 and SOUT1-SOUT4		200	280		200	280	mA
lDD2 <sup>§</sup>	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on DQ1-DQ4 and SOUT1-SOUT4		64	80		64	80	mA
<sup>I</sup> DD3	Average refresh current	t <sub>C(rd)</sub> = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/QE high, No load on DQ1-DQ4 and SOUT1-SOUT4		168	220		148	220	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C</sub> (P) = minimum cycle time, RAS low, CAS cycling, TR/QE low after RAS falls, SCLK and SIN low, SOE high, No load on DQ1-DQ4 and SOUT1-SOUT4		180	220		160	220	mA
I <sub>DD5</sub>	Average shift register current (includes IDD2)	$\overline{RAS}$ and $\overline{CAS}$ high, $t_{C(SCLK)} = t_{C(SCLK)}$ min, No load on DQ1-DQ4 and SOUT1-SOUT4		120	160		120	160	mA
<sup>I</sup> DD6	Worst case average DRAM and shift register current	$t_{C(rd)}$ = minimum cycle time, $t_{C(SCLK)}$ = minimum cycle time, TR/QE low after RAS falls, No load on DQ1-DQ4 and SOUT1-SOUT4		340	380		320	360	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_{A} = 25\,^{\circ}C$  and nominal supply voltages.



<sup>\*</sup>See appropriate timing diagram.

<sup>§</sup>V<sub>IL</sub> > −0.6 V

## 65,536 BY 4-BIT MULTIPORT VIDEO RAM MODULE

#### capacitance over recommended supply voltage and operating free-air temperature range, f = 1 MHz

	PARAMETER	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	35	
Ci(DQ)	Input capacitance, data inputs	20	
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	40	
C <sub>i(W)</sub>	Input capacitance, write enable input	40	ρF
C <sub>i(CK)</sub>	Input capacitance, serial clock	30	рг
C <sub>i(SI)</sub>	Input capacitance, serial in	20	
Ci(SOE)	Input capacitance, serial output enable	30	
C <sub>i(TR)</sub>	Input capacitance, register transfer input	30	
Co(SOUT)	Output capacitance, serial out	20	

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25\,^{\circ}$ C and nominal supply voltages.

## switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

		TEST CONDITIONS	TEST CONDITIONS! ALT.		TM4161EV4-20	UNIT
P	ARAMETER	TEST CONDITIONS†	SYMBOL	L MIN MAX MIN		UNIT
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 100 pF	tCAC	100	135	
ta(QE)	Access time of Q from TR/QE low	C <sub>L</sub> = 100 pF		40	50	
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF	tRAC	150	200	
t <sub>a</sub> (RSO)	SOUT access time from RAS high	C <sub>L</sub> = 30 pF		65	85	
t <sub>a</sub> (SOE)	Access time from SOE low to SOUT	C <sub>L</sub> = 30 pF		30	30	ns
ta(SO)	Access time from SCLK	C <sub>L</sub> = 30 pF		45	50	]
<sup>t</sup> dis(CH) <sup>‡</sup>	Q output disable time from CAS high	C <sub>L</sub> = 100 pF	tOFF	40	. 40	
tdis(QE) <sup>‡</sup>	Q output disable time from TR/QE high	C <sub>L</sub> = 100 pF		40	40	
tdis(SOE)	Serial output disable time from SOE high	C <sub>L</sub> = 30 pF		30	30	

<sup>†</sup>Figure 1 shows the load circuit.

<sup>\*</sup>The maximum values for tdis(CH), tdis(QE), and tdis(SOE) define the time at which the output achieves the open circuit condition and are not referenced to VOH or VOL.

# Dynamic RAM Modules

#### timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TM416	1EV4-15	TM4161EV4-20		
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>C</sub> (P)	Page-mode cycle time	tPC	160		225		ns
<sup>†</sup> c(rd)	Read cycle time <sup>†</sup>	t <sub>RC</sub>	240		315		ns
t <sub>c</sub> (W)	Write cycle time	tWC	240		315		ns
t <sub>c</sub> (TW)	Transfer write cycle time‡		240		315		ns
t <sub>c(Trd)</sub>	Transfer read cycle time		240		315		ns
tc(SCLK)	Serial-clock cycle time	tscc	45	50,000	50	50,000	ns
tw(CH)	Pulse duration, CAS high (precharge time)§	†CP	50		80		ns
tw(CL)	Pulse duration, CAS low	tCAS	100	10,000	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		105		ns
tw(RL)	Pulse duration, RAS low	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	twp	45		45		ns
tw(CKL)	Pulse duration, SCLK low		10		10		ns
tw(CKH)	Pulse duration, SCLK high		12		12		ns
tw(QE)	TR/QE pulse duration low time (read cycle)		40		40		ns
	Transition times (rise and fall)	•	3	50	3	50	
tt	RAS, CAS, and SCLK	tŢ		50	3	50	ns
t <sub>su(CA)</sub>	Column-address setup time	t <sub>ASC</sub>	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time	<sup>t</sup> ASR	0		0		ns
t <sub>su(RW)</sub>	W setup time before RAS low				0		ns
'SU(HVV)	with TR/QE low						113
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
<sup>t</sup> su(rd)	Read-command setup time	tRCS	0		0		ns
t <sub>su(WCL)</sub>	Early write-command setup time before CAS low	twcs	- 5		- 5		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	†CWL	40		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40		60		ns
t <sub>su(TR)</sub>	TR/QE setup time before RAS low		0		0		ns
tsu(SI)	Serial-data setup time before SCLK high		6		6		ns
th(SI)	Serial-data-in hold time after SCLK high		3		3		ns
th(CLCA)	Column-address hold time after CAS low	t <sub>CAH</sub>	45		55		ns
th(RA)	Row-address hold time	tRAH	20		25		ns
th(RW)	W hold time after RAS low with TR/QE low		20		20		ns
th(RLCA)	Column-address hold time after RAS low	<sup>t</sup> AR	. 95	•	120	***************************************	ns
th(CLD)	Data hold time after CAS low	<sup>‡</sup> DH	60		80		ns
th(RLD)	Data hold time after RAS low	tDHR	110		145		ns
th(WLD)	Data hold time after W low	t <sub>DH</sub>	45		55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns

(Continued next page.)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

§Page-mode only.



 $<sup>^{\</sup>dagger}$ All cycle times assume  $t_t = 5$  ns except  $t_{c(SCLK)}$  which assumes  $t_t = 3$  ns.

<sup>\*</sup>Multiple transfer write cycles require separation by either a 500 ns RAS-precharge interval or any other active RAS-cycle.

## timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TM416	1EV4-15	TM4161EV4-20		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNII
th(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		80		ns
th(RLW)	Write-command hold time after RAS low	twcr	110		145		ns
th(RSO)	Serial-data-out hold time after RAS low with TR/QE low		30		30		ns
th(SO)	Serial-data-out hold time after SCLK high		8		8		ns
th(TR)	TR/QE hold time after RAS low (transfer)		20		20		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
<sup>†</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
†CLQEH	Delay time, CAS low to QE high		100		135		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	100		135		ns
<sup>t</sup> CQE	Delay time, CAS low to QE low (maximum value specified only to guarantee t <sub>a(QE)</sub> access time)	,		60		85	ns
tRHSC	Delay time, RAS high to SCLK high		80	50,000	80	50,000	ns
†RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	†RCD	25	50	30	65	ns
tCKRL	Delay time, SCLK high before RAS low with TR/QE low¶		10	50,000	10	50,000	ns
trf(MA)	Refresh time interval, memory array	tREF1		4		4	ms
trf(SR)	Refresh time interval, shift register#	tREF2		50,000		50,000	ns

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

SCLK may be high or low during  $t_{W(RL)}$ , but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to RAS going low with  $\overline{TR}/\overline{QE}$  low (i.e., before a transfer cycle).

#See "refresh" on page 5-31.

#### PARAMETER MEASUREMENT INFORMATION







FIGURE 1. LOAD CIRCUIT




#### early write cycle timing




5



Texas \*\*
Instruments





#### shift register to memory timing tw(RL) VΉ **tRLCL** RAS $V_{IL}$ **tRLCH** ٧н CAS1-VIL CAS4 th(RLCA) th(CLCA) th(RA) tsu(RA) ON'T CARE ROW A0-A7 ٧н TR/QE th(RW) ٧н ٧н DQ1-DON'T CARE DQ4 ۷ıL tRHSC: tw(CKH) tw(CKL) ٧щ SCLK $V_{1L}$ ta(RSO) -- th(RSO) -ra(SO)-۷он SAME AS OLD SHIFT REG DATA OLD SHIFT REGISTER OLD SHIFT SOUT1-

NOTES: 9. The shift register to memory cycle is used to transfer data from the shift registers to the memory array. Every one of the 256 locations in each shift register is written into the 256 columns of the selected row. Note that the data that was in the shift registers may have resulted, either from a serial shift in or from a parallel load of the shift registers from one of the memory array rows.

**DATA NOT VALID** 

10. SOE assumed low.


SOUT4

11. SCLK may be high or low during tw(RL).

**REG DATA** 

VOL

#### memory to shift register timing




NOTES: 10. SOE assumed low.

- 11. SCLK may be high or low during tw(RL).
- 12. The memory to shift register cycle is used to load the shift registers in parallel from the memory array. Every one of the 256 locations in each shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift registers may be either shifted out or written back into another row.




#### serial data shift timing



NOTES: 13. When loading data into the shift registers from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.

14. While shifting data through the serial registers, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low and tsu(TR) and th(TR) timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift registers.



The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN lines would be held at 0 to fill all locations in the shift registers with 0's. The shift registers would then be TCAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length. NOTES: 10. SOE assumed low. 5. 5.

SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to toKRL prior to RAS falling with TR/OE low. cycles are selected.


<u>છ</u>

written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer

The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in

SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to tCKRL prior to RAS falling with TR/QE low.

the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer



cycles are selected.

16.

TI single-in-line package nomenclature

4161 MEMORY PINOUT TI **BOARD** WORD WIDTH TEMPERATURE SPEED MODULE DEVICE CONFIGURATION DIMENSIONS OUTPUT RANGE (78,7 x 11,4 mm) Max Access L 0°C to 70°C (3.1 x 0.45 inches) - 15 150 ns

-20 200 ns