

93448 ✓

ISOPLANAR SCHOTTKY TTL MEMORY

512x8-BIT PROGRAMMABLE READ ONLY MEMORY




010771

DESCRIPTION - The 93448 is a fully decoded 4096-bit field Programmable ROM organized 512 words by eight bits per word. The 93448 has 3-state outputs. The device is enabled when \overline{CS}_1 and \overline{CS}_2 are LOW and CS_3 and CS_4 are HIGH. The 93448 is supplied with all bits stored as logic "1"s and may be programmed to logic "0"s by following the field programming procedure.

- FULL MIL AND COMMERCIAL RANGES
- FIELD PROGRAMMABLE
- ORGANIZATION - 512 WORDS X 8 BITS
- 3-STATE OUTPUTS
- FULLY DECODED - ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- STANDARD 24-PIN DUAL IN-LINE PACKAGE
- NICHROME FUSE LINKS FOR HIGH RELIABILITY
- REPLACES TWO 256 X 8 PROMs - DOUBLE DENSITY WITH SAME SPACE AND POWER

PIN NAMES

$A_0 - A_8$	Address Inputs
$\overline{CS}_1, \overline{CS}_2, CS_3, CS_4$	Chip Select Inputs
$O_1 - O_8$	Data Outputs



7

FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY • 93448

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC}	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to 4.0 V

GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			AMBIENT TEMPERATURE
	MIN	TYP	MAX	
93448XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93448XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

FUNCTIONAL DESCRIPTION – The 93448 is a bipolar field Programmable Read Only Memory (PROM) organized 512 words by eight bits per word. The 93448 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices follows the logic equation: $\overline{CS}_1 \cdot \overline{CS}_2 \cdot CS_3 \cdot CS_4 = CS$; i.e., if \overline{CS}_1 and \overline{CS}_2 are both active LOW and CS_3 and CS_4 are both active HIGH, all eight outputs are enabled; for any other condition all eight outputs are disabled.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A₀ through A₉ inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the procedures in Chapter 6, page 6-14.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise note.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA A ₀ = +10.8 V, A ₁ - A ₈ = HIGH
V _{OH}	Output HIGH Voltage	2.4			V	V _{CC} = MIN, I _{OH} = -2.0 mA
I _{off}	Output Leakage Current for HIGH Impedance State			50 -50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V 0°C to +75°C
I _{off}	Output Leakage Current for HIGH Impedance State			100 -50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V -55°C to +125°C
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160 -160	-250 -250	μA μA	V _{CC} = MAX, V _F = 0.45 V
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40 40	μA μA	V _{CC} = MAX, V _R = 2.4 V
I _{CC}	Power Supply Current		130	175	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected
C _O	Output Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

AC CHARACTERISTICS: $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		35	55	ns	See Waveforms and Test Circuits
			35	55	ns	
t_{ACS-} t_{ACS+}	Chip Select Access Time		15	25	ns	
			15	25	ns	

AC CHARACTERISTICS: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$


SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t_{AA-} t_{AA+}	Address to Output Access Time		35	70	ns	See Waveforms and Test Circuits
			35	70	ns	
t_{ACS-} t_{ACS+}	Chip Select Access Time		15	30	ns	
			15	30	ns	

Note (1): Typical values are at $V_{CC} = 5.0\text{ V}$, 5.0 V , $+25^\circ\text{C}$ and max loading.

SWITCHING WAVEFORMS



SWITCHING TEST OUTPUT LOAD



15 mA Load

Fig. 1