

August 1990  
Edition 6.0

FUJITSU

DATA SHEET

# MB40788

## 1 CHANNEL 10-BIT D/A CONVERTER



### 1 CHANNEL 10-BIT D/A CONVERTER (125MSPS)

The Fujitsu MB40788 is 10 bit Ultra-high speed low-power Digital to Analog Converter which is fabricated with Fujitsu Advanced Bipolar Technology.

The device can convert 10-bit digital signal into analog signal at a rate of DC to 125 Mega-samples/sec. (MSPS).

Because of such high speed operation, the device is suitable for applications such as color television decoding system, video processing system with computer, and so on.

- Resolution : 10bits
- Linearity :  $\pm 0.2\%$  max.
- Conversion Rate : 125MSPS min.
- Analog Output Voltage : 0V to  $-1V$
- Digital Input Voltage : 10k ECL level
- Input Code : Binary or 2's complement
- Single Power Supply ( $-5.2V$ ) :  $-5.2V$
- Power Dissipation : 450mW typ.
- Standard 24-pin Cerdip Package : (Suffix: -Z)
- 24-pin Ceramic Side Brazed Package : (Suffix: -C)




### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	$V_{EE}$	$-7.0$ to $+0.5$	V
Digital Input Voltage	$V_{IND}$	$V_{EE}$ to $+0.5$	V
Analog Reference Voltage	$V_{REF}$	$V_{EE}$ to $+0.5$	V
Storage Temperature	$T_{STG}$	$-55$ to $+150$	$^{\circ}C$

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 – MB40788 BLOCK DIAGRAM



## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Supply Voltage	V <sub>EE</sub>	-5.46	-5.20	-4.94	V
Analog Reference Voltage	V <sub>REF</sub>	-1.2	-1.0	-0.8	V
Clock Pulse Width (High-level)	t <sub>w</sub> <sup>+</sup>	3.0			ns
Clock Pulse Width (Low-level)	t <sub>w</sub> <sup>-</sup>	3.5			ns
Data Setup Time	t <sub>S</sub>	3.0			ns
Data Hold Time	t <sub>H</sub>	2.4			ns
Operating Temperature	t <sub>A</sub>	0		70	°C
Phase Compensation Capacitance*1	C <sub>COMP</sub>	1			μF

\*1: The capacitor should be connected between COMP and V<sub>EE</sub>

## ELECTRICAL CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted.) ( $V_{EE} = -5.2V$ ,  $T_A = 0V$  to  $+70V^{\circ}C$ )


Parameter	Condition & Note	Symbol	Value			Unit
			Min.	Typ.	Max.	
Resolution					10	bits
Linearity Error	DC	$L_E$			$\pm 0.2$	%
Full-scale Analog Output Voltage	$V_{REF} = -1.00V$ Output is open.	$V_{OFS}$	-1.06	-1.00	-0.94	V
Zero-scale Analog Output Voltage	$V_{REF} = -1.00V$ Output is open.	$V_{OZS}$	-15	0	15	mV
Reference Input Current	$V_{REF} = -1.00V$	$I_{REF}$			20	$\mu A$
Output Impedance	$T_A = 25^{\circ}C$	$Z_{OUT}$	70	80	90	$\Omega$
High-level Digital Input Voltage	$T_A = 0^{\circ}C$ $T_A = +25^{\circ}C$ $T_A = +70^{\circ}C$	$V_{IHD}$	-1.145 -1.105 -1.045			V
Low-level Digital Input Voltage	$T_A = 0^{\circ}C$ $T_A = +25^{\circ}C$ $T_A = +70^{\circ}C$	$V_{ILD}$			-1.490 -1.475 -1.450	V
High-level Digital Input Current		$I_{IHD}$		150	500	$\mu A$
Low-level Digital Input Current		$I_{ILD}$	0.5	115		$\mu A$
Supply Current	$V_{REF} = -1.00V$	$I_{EE}$	-135	-84		mA

## SWITCHING CHARACTERISTICS

( $V_{EE} = -5.2V$ ,  $T_A = 0V$  to  $+70V^{\circ}C$ )

Parameter	Conditions	Symbol	Value			Unit
			Min.	Typ.	Max.	
Maximum Conversion Rate		FS	125			MSPS
Propagation Delay Time		$t_{pd}$	4.5	6.5	8.5	ns

Fig. 2 – TIMING CHART



Note: \*These values are not specified because they depend on application circuit.

Fig. 3 – EQUIVALENT DIGITAL INPUT CIRCUIT





Fig. 4 – EQUIVALENT OUTPUT CIRCUIT



# OUTPUT VOLTAGE

(Recommended Operating Conditions unless otherwise noted.  $V_{REF} = -1.024V$ )

(1LSB=1mV)

Step	Logic	Binary		Offset 2's complement		Output Voltage (V)
		Positive	Negative	Positive	Negative	
		NMINV	0	0	0	
MLINV	1	0	1	0		
0		000000000	111111111	100000000	011111111	-0.000
1		000000001	111111110	100000001	011111110	-0.001
⋮		⋮	⋮	⋮	⋮	⋮
511		011111111	100000000	111111111	000000000	-0.511
512		100000000	011111111	000000000	111111111	-0.512
513		100000001	011111110	000000001	111111110	-0.513
⋮		⋮	⋮	⋮	⋮	⋮
1022		111111110	000000001	011111110	100000001	-1.022
1023		111111111	000000000	011111111	100000000	-1.023

Fig. 5 – IDEAL OUTPUT OPERATION






Fig. 6 – PRACTICAL OUTPUT OPERATION



$$\text{Linearity Error} = \frac{|LE_n|_{\max}}{|FS|}$$


# PACKAGE DIMENSIONS

**24-LEAD CERAMIC (CERDIP) DUAL IN-LINE PACKAGE  
(CASE No.: DIP-24C-C01)**



© 1988 FUJITSU LIMITED D24008S 3C

**24-LEAD CERAMIC (METAL SEAL) DUAL IN-LINE PACKAGE  
(CASE No.: DIP-24C-A10)**



1988 FUJITSU LIMITED D24029S-2C

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.