



## L8551 Low-Power SLIC

---

### Features

- Low active power (typical 135 mW during on-hook transmission)
- Low-power scan mode for low-power on-hook power dissipation (80 mW typical)
- Supports meter pulse injection
- Spare op amp for complex termination synthesis or meter pulse filtering
- -24 V to -60 V power supply operation
- Distortion-free on-hook transmission
- Convenient operating states:
  - Forward powerup
  - Low-power scan
  - Disconnect (high impedance)
  - 2-wire wink (zero loop voltage)
- Adjustable supervision functions:
  - Off-hook detector with longitudinal rejection
  - Ground key detector
  - Ring trip detector
- Independent, adjustable, dc and ac parameters:
  - dc feed resistance
  - Loop current limit
  - Termination impedance
- Thermal protection

### Description

This electronic subscriber loop interface circuit (SLIC) is optimized for low power consumption in both the on-hook idle state and the off-hook active state, while providing an extensive set of features.

The L8551 includes a summing node for meter pulse injection to 2.2 Vrms. A spare, uncommitted op amp is included for meter pulse filtering.

To minimize on-hook power dissipation, the L8551 SLIC offers a low-power scan mode, wherein all circuitry except the off-hook supervision is shut down to conserve power.


This part is functionally equivalent to the L7551. The ac interface footprint is identical but the actual external component values will differ slightly. Also, resistor  $R_G$  used to set the transconductance in the L8551 is not used in the L7551.

The device is available in a 32-pin PLCC and a 44-pin PLCC package. It is built by using a 90 V complementary bipolar (CBIC) process.

## Table of Contents

Contents	Page
Features .....	1
Description .....	1
Pin Information .....	4
Functional Description .....	6
Absolute Maximum Ratings .....	6
Recommended Operating Conditions .....	7
Electrical Characteristics .....	7
Ring Trip Requirements .....	11
Test Configurations .....	12
Applications .....	14
Design Considerations .....	16
Characteristic Curves.....	17
dc Applications .....	20
Battery Feed.....	20
Overhead Voltage .....	20
Adjusting Overhead Voltage .....	21
Adjusting dc Feed Resistance.....	22
Adjusting Overhead Voltage and dc Feed Resistance Simultaneously .....	22
Loop Range.....	22
Off-Hook Detection .....	22
Ring Trip Detection.....	23
Ring Ground Detection.....	23
ac Design .....	24
First-Generation Codecs.....	24
Second-Generation Codecs.....	24
Third-Generation Codecs .....	24
Selection Criteria .....	24
Power Derating .....	27
PCB Layout Information .....	28
Outline Diagrams.....	29
44-Pin PLCC .....	29
32-Pin PLCC .....	30
Ordering Information.....	31



Description (continued)



12-2551.b (C)

Figure 1. Functional Diagram

Pin Information



12-2548.b (C)

12-2548.e (C)

Figure 2. Pin Diagram (32-Pin PLCC)

Figure 3. Pin Diagram (44-Pin PLCC)

Table 1. Pin Descriptions

32-Pin PLCC	44-Pin PLCC	Symbol	Type	Description
2	3	I <sub>PROG</sub>	I	<b>Current-Limit Program Input.</b> A resistor to DCO <sub>UT</sub> sets the dc current limit of the device.
5	8	V <sub>CC</sub>	—	<b>+5 V Power Supply.</b>
6	9	RCVP	I	<b>Receive ac Signal Input (Noninverting).</b> This high-impedance input controls the ac differential voltage on Tip and Ring.
7	10	RCVN	I	<b>Receive ac Signal Input (Inverting).</b> This high-impedance input controls the ac differential voltage on Tip and Ring.
8	12	LCTH	I	<b>Loop Closure Threshold Input.</b> Connect a resistor to DCO <sub>UT</sub> to set off-hook threshold.
9	14	DCO <sub>UT</sub>	O	<b>dc Output Voltage.</b> This output is a voltage that is directly proportional to the absolute value of the differential Tip/Ring current.
10	15	V <sub>BAT</sub>	—	<b>Battery Supply.</b> Negative high-voltage power supply.

Pin Information (continued)

Table 1. Pin Descriptions (continued)

32-Pin PLCC	44-Pin PLCC	Symbol	Type	Description
11	16	PR	I/O	<b>Protected Ring.</b> The output of the ring driver amplifier and input to loop sensing circuitry. Connect to the loop through overvoltage protection.
12	18	CF2	—	<b>Filter Capacitor 2.</b> Connect a 0.1 $\mu\text{F}$ capacitor from this pin to AGND.
13	19	CF1	—	<b>Filter Capacitor 1.</b> Connect a 0.47 $\mu\text{F}$ capacitor from this pin to pin CF2.
14	20	VITR	O	<b>Transmit ac Output Voltage.</b> This output is a voltage that is directly proportional to the differential Tip/Ring current.
15	21	ICM	I	<b>Common-Mode Current Sense.</b> To program ring ground sense threshold, connect a resistor to Vcc and connect a capacitor to AGND to filter 50 Hz/60 Hz. If unused, the pin should be connected to ground.
16	22	RGDET	O	<b>Ring Ground Detect.</b> When high, this open-collector output indicates the presence of a ring ground. To use, connect a 100 k $\Omega$ resistor to Vcc.
17	23	B0	I	<b>State Control Input.</b> B0 and B1 determine the state of the SLIC. See Table 2.
18, 19	24, 25	AGND	—	<b>Analog Signal Ground.</b>
20	26	DCR	I	<b>dc Resistance for Low Loop Currents.</b> Leave open for dc feed resistance of 115 $\Omega$ , or short to DCOU for 610 $\Omega$ . Intermediate values can be set by a simple resistor divider from DCOU to ground with the tap at DCR.
21	27	BGND	—	<b>Battery Ground.</b> Ground return for the battery supply.
22	30	PT	I/O	<b>Protected Tip.</b> The output of the tip driver amplifier and input to loop sensing circuitry. Connect to loop through overvoltage protection.
23	31	RTSN	I	<b>Ring Trip Sense Negative.</b> Connect this pin to the ringing generator signal through a high-value resistor.
24	32	RTSP	I	<b>Ring Trip Sense Positive.</b> Connect this pin to the ring relay and the ringer series resistor through a high-value resistor.
25	33	NRDET	O	<b>Ring Trip Detector Output.</b> When low, this logic output indicates that ringing is tripped.
26	34	NLC	O	<b>Loop Detector Output.</b> When low, this logic output indicates an off-hook condition.
27	36	B1	I/O	<b>State Control Input.</b> B0 and B1 determine the state of the SLIC. See Table 2. Pin B1 has a 40 k $\Omega$ pull-up. It goes low in the event of thermal shutdown.
28	37	XMT	O	<b>Transmit ac Output Voltage.</b> The output of the uncommitted operational amplifier.
29	38	SN	I	<b>Summing Node.</b> The inverting input of the uncommitted operational amplifier. A resistor or network to XMT sets the gain.
30	40	TG	—	<b>Transmit Gain.</b> Connect a 25.5 k $\Omega$ from TG to VITR to set the transmit gain of the SLIC.

## Functional Description

Table 2. Input State Coding

B0	B1	State/Definition
1	1	<b>Powerup, Forward Battery.</b> Normal talk and battery feed state. Pin PT is positive with respect to PR. On-hook transmission is enabled.
1	0	<b>2-Wire Wink.</b> Pins PT and PR are put at the same potential (near ground).
0	0	<b>Disconnect.</b> The Tip and Ring amplifiers are turned off, and the SLIC goes to a high-impedance state (>100 k $\Omega$ ).
0	1	<b>Low-Power Scan.</b> Except for off-hook suppression, all circuits are shut down to conserve power. Pin PT is positive with respect to pin PR. On-hook transmission is disabled.

Table 3. Supervision Coding

Pin NLC	Pin NRDET	Pin RGDET
0 = off-hook 1 = on-hook	0 = ring trip 1 = no ring trip	1 = ring ground 0 = no ring ground

## Absolute Maximum Ratings (@ T<sub>A</sub> = 25 °C)

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Value	Unit
5 V Power Supply	V <sub>CC</sub>	7.0	V
Battery (Talking) Supply	V <sub>BAT</sub>	-63	V
Logic Input Voltage	—	-0.5 to +7.0	V
Analog Input Voltage	—	-7.0 to +7.0	V
Maximum Junction Temperature	T <sub>J</sub>	165	°C
Storage Temperature Range	T <sub>stg</sub>	-40 to +125	°C
Relative Humidity Range	R <sub>H</sub>	5 to 95	%
Ground Potential Difference (BGND to AGND)	—	±3	V
PT or PR Fault Voltage (dc)	V <sub>PT</sub> , V <sub>PR</sub>	(V <sub>BAT</sub> - 5) to +3	V
PT or PR Fault Voltage (10 x 1000 $\mu$ s)	V <sub>PT</sub> , V <sub>PR</sub>	(V <sub>BAT</sub> - 15) to +15	V
Current into Ring Trip Inputs	I <sub>RTSP</sub> , I <sub>RTSN</sub>	±240	$\mu$ A

Note: The IC can be damaged unless all ground connections are applied before, and removed after, all other connections. Furthermore, when powering the device, the user must guarantee that no external potential creates a voltage on any pin of the device that exceeds the device ratings. Some of the known examples of conditions that cause such potentials during powerup are the following: 1) an inductor connected to Tip and Ring can force an overvoltage on V<sub>BAT</sub> through the protection devices if the V<sub>BAT</sub> connection chatters, and 2) inductance in the V<sub>BAT</sub> lead could resonate with the V<sub>BAT</sub> filter capacitor to cause a destructive overvoltage.

## Recommended Operating Conditions

Parameter	Min	Typ	Max	Unit
Ambient Temperature	-40	—	85	°C
V <sub>CC</sub> Supply Voltage	4.75	5.0	5.25	V
V <sub>BAT</sub> Supply Voltage	-24	-48	-60	V
Loop Closure Threshold-detection Programming Range	—	10	I <sub>LIM</sub>	mA
dc Loop Current-limit Programming Range	5	40	45	mA
On- and Off-hook 2-wire Signal Level	—	1	2.2	V <sub>rms</sub>
ac Termination Impedance Programming Range	150	600	1300	Ω

## Electrical Characteristics

Minimum and maximum values are testing requirements. Typical values are characteristic of the device and are the result of engineering evaluations. Typical values are for information purposes only and are not part of the testing requirements. Minimum and maximum values apply across the entire temperature range (-40 °C to +85 °C) and the entire battery range unless otherwise specified. Typical is defined as 25 °C, V<sub>CC</sub> = 5.0 V, V<sub>BAT</sub> = -48 V, and I<sub>LIM</sub> = 40 mA. Positive currents flow into the device. Test circuit is Figure 5 unless noted.

**Table 4. Power Supply**

Parameter	Min	Typ	Max	Unit
Power Supply—Powerup, No Loop Current				
I <sub>CC</sub>	—	4.6	5.6	mA
I <sub>BAT</sub> (V <sub>BAT</sub> = -48 V)	—	-2.3	-2.6	mA
Power Dissipation (V <sub>BAT</sub> = -48 V)	—	135	155	mW
Power Supply—Scan, No Loop Current				
I <sub>CC</sub>	—	5.5	7.45	mA
I <sub>BAT</sub> (V <sub>BAT</sub> = -48 V)	—	-1.1	-1.2	mA
Power Dissipation (V <sub>BAT</sub> = -48 V)	—	80	95	mW
Power Supply Rejection 500 Hz to 3 kHz (See Figures 5, 6, 16, and 17.)*				
V <sub>CC</sub>	30	—	—	dB
V <sub>BAT</sub>	45	—	—	dB
Thermal Protection Shutdown (T <sub>Jc</sub> )	—	165	—	°C
Thermal Resistance Still Air, Junction to Ambient (θ <sub>JA</sub> )				
(44-pin PLCC)	—	47	—	°C/W
(32-pin PLCC)	—	60	—	°C/W

\* This parameter is not tested in production. It is guaranteed by design and device characterization.

## Electrical Characteristics (continued)

Table 5. 2-Wire Port

Parameter	Min	Typ	Max	Unit
Tip or Ring Drive Current = dc + Longitudinal + Signal Currents	65	—	—	mA
Signal Current	15	—	—	mArms
Longitudinal Current Capability per Wire <sup>1</sup>	8.5	15	—	mArms
dc Loop Current Limit <sup>2</sup> R <sub>LOOP</sub> = 100 Ω	—	I <sub>LIM</sub>	—	mA
Programmability Range	5	—	45	mA
Accuracy (20 mA < I <sub>LIM</sub> < 40 mA)	—	—	±12	%
Powerup Open Loop Voltage Levels Common-mode Voltage	—	V <sub>BAT</sub> /2	—	V
Differential Voltage  V <sub>BAT</sub>   ≤ 48 V	V <sub>BAT</sub> + 7.0	V <sub>BAT</sub> + 6.5	V <sub>BAT</sub> + 6.0	V
Disconnect State PT Resistance (V <sub>BAT</sub> < V <sub>PT</sub> < 0 V)	—	1.0	—	MΩ
PR Resistance (V <sub>BAT</sub> < V <sub>PR</sub> < 0 V)	—	1.0	—	MΩ
dc Feed Resistance (for I <sub>LOOP</sub> below regulation level)	90	115	130	Ω
Loop Resistance Range (−3.17 dBm overload into 600 Ω; not including protection)	—	—	—	Ω
I <sub>LOOP</sub> = 20 mA at V <sub>BAT</sub> = −48 V	1920	—	—	Ω
I <sub>LOOP</sub> = 20 mA at V <sub>BAT</sub> = −24 V	720	—	—	Ω
Longitudinal to Metallic Balance— <i>IEEE</i> <sup>3</sup> Std 455 (See Figure 8.) <sup>4</sup>	—	—	—	dB
50 Hz to 1 kHz	64	75	—	dB
1 kHz to 3 kHz	60	70	—	dB
Metallic to Longitudinal Balance 200 Hz to 4 kHz	46	—	—	dB
RFI Rejection (See Figure 9.) <sup>5</sup> 0.5 V <sub>rms</sub> , 50 Ω Source, 30% AM Mod 1 kHz 500 kHz to 100 MHz	—	−55	−45	dBV

1. The longitudinal current is independent of dc loop current.

2. Current-limit I<sub>LIM</sub> is programmed by a resistor, R<sub>PROG</sub>, from pin I<sub>PROG</sub> to D<sub>COUT</sub>. I<sub>LIM</sub> is specified at the loop resistance where current limiting begins (see Figure 25). Select R<sub>PROG</sub> (kΩ) = 1.67 × I<sub>LIM</sub> (mA).

3. *IEEE* is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.

4. Longitudinal balance of circuit card will depend on loop series resistance matching (see Figures 24 and 25).

5. This parameter is not tested in production. It is guaranteed by design and device characterization.

**Electrical Characteristics** (continued)

**Table 6. Analog Pin Characteristics**

Parameter	Min	Typ	Max	Unit
Differential PT/PR Current Sense (DCOUT) Gain (PT/PR to DCOUT) Offset Voltage @ I <sub>LOOP</sub> = 0	-123 -200	-125 —	-127 200	V/A mV
Loop Closure Detector Threshold <sup>1</sup> Programming Accuracy	—	—	±20	%
Ring Ground Detector Threshold <sup>2</sup> R <sub>ICM</sub> = 154 kΩ Programming Accuracy	3 —	6 —	10 ±25	kΩ %
Ring Trip Comparator Input Offset Voltage	—	±10	—	mV
RCVN, RCVF Input Bias Current	—	-0.2	-1	μA

1. Loop closure threshold is programmed by resistor RLCTH from pin LCTH to pin DCOUT.
2. Ring ground threshold is programmed by resistor RICM2 from pin ICM to VCC.

**Table 7. Uncommitted Op Amp Characteristics**

Parameter	Min	Typ	Max	Unit
Input Offset Voltage	—	±5	—	mV
Input Offset Current	—	±10	—	nA
Input Bias Current	—	200	—	nA
Differential Input Resistance	—	1.5	—	MΩ
Output Voltage Swing (R <sub>L</sub> = 10 kΩ)	—	±3.5	—	V <sub>pk</sub>
Output Resistance (A <sub>vCL</sub> = 1)	—	2.0	—	Ω
Small Signal GBW	—	700	—	kHz

**Electrical Characteristics** (continued)**Table 8. ac Feed Characteristics**

Parameter	Min	Typ	Max	Unit
ac Termination Impedance <sup>1</sup>	150	—	1300	$\Omega$
Longitudinal Impedance <sup>2</sup> (See Figure 10.)	—	40	46	$\Omega$
Total Harmonic Distortion—200 Hz to 4 kHz <sup>2</sup>				
Off-hook	—	—	0.3	%
On-hook	—	—	1.0	%
Transmit Gain, f = 1 kHz (PT/PR to VITR)	-122	-125	-128	V/A
Transmit Accuracy in dB	-0.18	0	0.18	dB
Receive + Gain, f = 1 kHz (RCVP to PT/PR)	7.84	8.00	8.16	—
Receive - Gain, f = 1 kHz (RCVN to PT/PR)	-7.84	-8.00	-8.16	—
Receive Accuracy in dB	-0.18	0	0.18	dB
Gain vs. Frequency (transmit and receive) (600 $\Omega$ termination; reference 1 kHz <sup>2</sup> )				
200 Hz to 300 Hz	-1.00	0.0	0.05	dB
300 Hz to 3.4 kHz	-0.3	0.0	0.05	dB
3.4 kHz to 16 kHz	-0.5	-0.1	0.3	dB
16 kHz to 266 kHz	—	—	2.0	dB
Gain vs. Level (transmit and receive)(reference 0 dBV <sup>2</sup> ) -50 dB to +3 dB	-0.05	0	0.05	dB
Return Loss <sup>3</sup>				
200 Hz to 500 Hz	20	24	—	dB
500 Hz to 3400 Hz	26	29	—	dB
2-wire Idle-channel Noise (600 $\Omega$ termination)				
Psophometric	—	-87	-77	dBmp
C-message	—	2	12	dBmC
3 kHz Flat	—	10	20	dBm
Transmit Idle-channel Noise				
Psophometric	—	-82	-77	dBmp
C-message	—	7	12	dBmC
3 kHz flat	—	15	20	dBm
Transhybrid Loss <sup>3</sup>				
200 Hz to 500 Hz	21	24	—	dB
500 Hz to 3400 Hz	26	29	—	dB

1. Set by external components. Any complex impedance  $R1 + R2 \parallel C$  between 150  $\Omega$  and 1300  $\Omega$  can be synthesized.

2. This parameter is not tested in production. It is guaranteed by design and device characterization.

3. Return loss and transhybrid loss are functions of device gain accuracies and the external hybrid circuit. Guaranteed performance assumes 1% tolerance of external components.

**Electrical Characteristics** (continued)


**Table 9. Logic Inputs and Outputs**

All outputs except RGDET are open collectors with internal, 30 kΩ pull-up resistor. RGDET is an open collector without internal pull-up. Input pin B1 has a 40 kΩ pull-up; it goes low in the event of thermal shutdown.

Parameter	Symbol	Min	Typ	Max	Unit
Input Voltages					
Low Level (permissible range)	$V_{IL}$	-0.5	0.4	0.7	V
High Level (permissible range)	$V_{IH}$	2.0	2.4	$V_{CC}$	V
Input Currents					
Low Level ( $V_{CC} = 5.25$ V, $V_I = 0.4$ V)	$I_{IL}$	-50	-115	-200	$\mu$ A
High Level ( $V_{CC} = 5.25$ V, $V_I = 2.4$ V)	$I_{IH}$	-35	-60	-100	$\mu$ A
Output Voltages (open collector with internal pull-up resistor)					
Low Level ( $V_{CC} = 4.75$ V, $I_{OL} = 360$ $\mu$ A)	$V_{OL}$	0	0.2	0.4	V
High Level ( $V_{CC} = 4.75$ V, $I_{OH} = -20$ $\mu$ A)	$V_{OH}$	2.4	—	$V_{CC}$	V

**Ring Trip Requirements**


- Ringing signal:
  - Voltage, minimum 35  $V_{rms}$ , maximum 100  $V_{rms}$
  - Frequency, 17 Hz to 23 Hz
  - Crest factor, 1.4 to 2
- Ringing trip:
  - $\leq 100$  ms (typical),  $\leq 250$  ms ( $V_{BAT} = -33$  V, loop length = 530  $\Omega$ )
- Pretrip:
  - The circuits in Figure 4 will not cause ringing trip.



**Figure 4. Ring Trip Circuits**


12-2572 (C)

Test Configurations




12-2564.b (C)

Figure 5. L8551 Basic Test Circuit



12-2335.a (C)


Figure 6. Metallic PSRR



12-2336.a (C)

Figure 7. Longitudinal PSRR


Test Configurations (continued)



$$\text{LONGITUDINAL BALANCE} = 20 \log \frac{V_S}{V_M}$$

12-2584 (C)


Figure 8. Longitudinal Balance



$$Z_{\text{LONG}} = \frac{\Delta V_{PT}}{\Delta I_{\text{LONG}}} \text{ OR } \frac{\Delta V_{PR}}{\Delta I_{\text{LONG}}}$$

12-2585 (C)


Figure 10. Longitudinal Impedance



$V_S = 0.5 V_{\text{rms}}$  30% AM 1 kHz MODULATION,  
 $f = 500 \text{ kHz} - 1 \text{ MHz}$   
DEVICE IN POWERUP MODE, 600  $\Omega$  TERMINATION

12-2586 (C)

Figure 9. RFI Rejection




$$G_{\text{XMT}} = \frac{V_{\text{XMT}}}{V_{T/R}}$$

$$G_{\text{RCV}} = \frac{V_{T/R}}{V_{\text{RCV}}}$$

12-2587 (C)


Figure 11. ac Gains

Applications



12-2573.a (C)

Figure 12. Basic Loop Start Application Circuit Using T7504-Type Codec



12-2821 (C)

Figure 13. Ring Ground Detection Circuit

**Applications** (continued)

**Table 10. Parts List for Loop Start Applications**

Name	Value	Function
<b>Integrated Circuits</b>		
SLIC	L8551	Subscriber loop interface circuit (SLIC).
Protector	250 V Thyristor type	Secondary protection.
Ringing Relay	L7581	Switches ringing signals.
Codec	T7504	First-generation codec.
<b>Overvoltage Protection</b>		
RPT	20 $\Omega$ , Fusible	Protection resistor.
RPR	20 $\Omega$ , Fusible	Protection resistor.
<b>Power Supply</b>		
CBAT1	0.1 $\mu$ F, 20%, 100 V	V <sub>BAT</sub> filter capacitor.
CCC	0.1 $\mu$ F, 20%, 10 V	V <sub>CC</sub> filter capacitor.
CF1	0.47 $\mu$ F, 20%, 100 V	With C <sub>F2</sub> , improves idle-channel noise.
CF2	0.1 $\mu$ F, 20%, 100 V	With C <sub>F1</sub> , improves idle-channel noise.
<b>dc Profile</b>		
RPROG	66.8 k $\Omega$ , 1%, 1/8 W	Sets dc loop current limit.
<b>ac Characteristics</b>		
CB1	0.47 $\mu$ F, 20%, 100 V	ac/dc separation capacitor.
CB2	0.47 $\mu$ F, 20%, 100 V	ac/dc separation capacitor.
RT1	35.7 k $\Omega$ , 1%, 1/8 W	With R <sub>GP</sub> and R <sub>RCV</sub> , sets ac termination impedance.
RRCV	75 k $\Omega$ , 1%, 1/8 W	With R <sub>GP</sub> and R <sub>T1</sub> , sets receive gain.
RGP	82.5 k $\Omega$ , 1%, 1/8 W	With R <sub>T1</sub> and R <sub>RCV</sub> , sets ac termination impedance and receive gain.
RT2	18.7 k $\Omega$ , 1%, 1/8 W	With R <sub>x</sub> , sets transmit gain in codec.
R <sub>x</sub>	90.9 k $\Omega$ , 1%, 1/8 W	With R <sub>T2</sub> , sets transmit gain in codec.
R <sub>HB1</sub>	90.9 k $\Omega$ , 1%, 1/8 W	Sets hybrid balance.
R <sub>G</sub>	25.5 k $\Omega$ , 1%, 1/8 W	Sets transmit gain of SLIC.

**Applications** (continued)**Table 11. Parts List for Ground Start Applications**

Name	Value	Function
<b>Supervision</b>		
RLCTH	24.9 k $\Omega$ , 1%, 1/8 W	Sets loop closure (off-hook) threshold.
RTS1	402 $\Omega$ , 5%, 2 W	Ringing source series resistor.
RTS2	274 k $\Omega$ , 5%, 1/8 W	With CRTS2, forms first pole of a double pole, 2 Hz ring trip sense filter.
CRTS1	0.022 $\mu$ F, 20%, 5 V	With RTSN, RTSP, forms second 2 Hz filter pole.
CRTS2	0.27 $\mu$ F, 20%, 100 V	With RTS2, forms first 2 Hz filter pole.
RTSN	2 M $\Omega$ , 5%, 1/8 W	With CRTS1, RTSP, forms second 2 Hz filter pole.
RTSP	2 M $\Omega$ , 5%, 1/8 W	With CRTS1, RTSN, forms second 2 Hz filter pole.
<b>Ground Start</b>		
CICM	0.47 $\mu$ F, 20%, 10 V	Provides 60 Hz filtering for ring ground detection.
RGDET	100 k $\Omega$ , 20%, 1/8 W	Digital output pull-up resistor.
RICM2	82.5 k $\Omega$ , 1%, 1/8 W	Sets ring ground detection threshold.

**Design Considerations**


Table 12 shows the design parameters of the application circuit shown in Figure 12. Components that are adjusted to program these values are also shown.

**Table 12. 600  $\Omega$  Design Parameters**

Design Parameter	Parameter Value	Components Adjusted
Loop Closure Threshold	10 mA	RLCTH
dc Loop Current Limit	40 mA	RPROG
dc Feed Resistance	185 $\Omega$	RPT, RPR
2-wire Signal Overload Level	3.14 dBm	—
ac Termination Impedance	600 $\Omega$	RT1, RGP, RRCV
Hybrid Balance Line Impedance	600 $\Omega$	RHB1
Transmit Gain	0 dB	RT2, RX
Receive Gain	0 dB	RRCV, RGP, RT1


Applications (continued)

Characteristic Curves




12-2828 (C)

Figure 14. L8551 Receive Gain and Hybrid Balance vs. Frequency




12-2830 (C)

Figure 16. L8551 Typical Vcc Power Supply Rejection



12-2829 (C)

Figure 15. L8551 Transmit Gain and Return Loss vs. Frequency




12-2871 (C)

Figure 17. L8551 Typical VBAT Power Supply Rejection

Applications (continued)


Characteristic Curves (continued)



Note: VBAT = -48 V.

12-3015 (C)


Figure 18. Loop Closure Program Resistor Selection



Note: VBAT = -48 V; ILIM = 22 mA; RDC1 = 115  $\Omega$ .

12-3050 (C)


Figure 20. Loop Current vs. Loop Voltage



Note: Tip lead is open; VBAT = -48 V.

12-3016a (C)

Figure 19. Ring Ground Detection Programming




Note: VBAT = -48 V; ILIM = 22 mA; RDC1 = 115  $\Omega$ .

12-3051 (C)

Figure 21. Loop Current vs. Loop Resistance

Applications (continued)


Characteristic Curves (continued)



Note: VBAT = -48 V; ILIM = 22 mA; RDC1 = 115  $\Omega$


12-3052 (C)

Figure 22. L8551 Typical SLIC Power Dissipation vs. Loop Resistance




12-2559 (C)

Figure 24. Longitudinal Balance Resistor Mismatch Requirements



12-2825A (C)

Figure 23. Power Derating



12-3021 (C)

Figure 25. Longitudinal Balance vs. Protection Resistor Mismatch

**Applications** (continued)

**dc Applications**

**Battery Feed**

The dc feed characteristic can be described by:

$$V_{T/R} = \frac{(|V_{BAT}| - V_{OH}) \times R_L}{R_L + 2R_P + R_{DC}}$$

$$I_L = \frac{|V_{BAT}| - V_{OH}}{R_L + 2R_P + R_{DC}}$$

where:

$I_L$  = dc loop current.

$V_{T/R}$  = dc loop voltage.

$|V_{BAT}|$  = battery voltage magnitude.


$V_{OH}$  = overhead voltage. This is the difference between the battery voltage and the open loop Tip/Ring voltage.

$R_L$  = loop resistance, not including protection resistors.

$R_P$  = protection resistor value.

$R_{DC}$  = SLIC internal dc feed resistance.

The design begins by drawing the desired dc template. An example is shown in Figure 26.



Notes:  $V_{BAT} = -48$  V;  $I_{LIM} = 22$  mA;  $R_{DC1} = 115 \Omega$

12-3050 (C)

**Figure 26. Loop Current vs. Loop Voltage**

Starting from the on-hook condition and going through to a short circuit, the curve passes through two regions:

Region 1: On-hook and low loop currents. The slope corresponds to the dc resistance of the SLIC,  $R_{DC1}$  (default is  $110 \Omega$  typical). The open circuit voltage is the battery voltage less the overhead voltage of the device,  $V_{OH}$  (default is  $6.5$  V typical). These values are suitable for most applications, but can be adjusted if needed. For more information, see the sections entitled Adjusting dc Feed Resistance and Adjusting Overhead Voltage.

Region 2: Current limit. The dc current is limited to a value determined by external resistor  $R_{PROG}$ . This region of the dc template has a high resistance ( $10$  k $\Omega$ ).

Calculate the external resistor as follows:

$$R_{PROG} (k\Omega) = 1.67 I_{LIM} (mA)$$

**Overhead Voltage**

In order to drive an on-hook ac signal, the SLIC must set up the Tip and Ring voltage to a value less than the battery voltage. The amount that the open loop voltage is decreased relative to the battery is referred to as the overhead voltage. Expressed as an equation,

$$V_{OH} = |V_{BAT}| - (V_{PT} - V_{PR})$$

Without this buffer voltage, amplifier saturation will occur and the signal will be clipped. The L7551 is automatically set at the factory to allow undistorted on-hook transmission of a  $3.17$  dBm signal into a  $900 \Omega$  loop impedance. For applications where higher signal levels are needed, e.g., periodic pulse metering, the 2-wire port of the SLIC can be programmed with pin DCR.

The drive amplifiers are capable of  $4$  Vrms minimum ( $V_{AMP}$ ). Referring to Figure 27, the internal dc output resistance in Tip or Ring has a worst-case value of  $65 \Omega$ . This is equal to one-half the maximum dc feed resistance. So, the maximum signal the device can guarantee is:

$$V_{T/R} = 4 V \left( \frac{|Z_{T/R}|}{|Z_{T/R}| + 2(R_P + R_S + 65)} \right)$$


Where  $R_P$  is the series protection resistor (assume  $20 \Omega$ ), and  $R_S$  is the worst case on resistance of the L7581 solid-state switch which is  $28 \Omega$ . Thus,  $R_P + R_S < 48 \Omega$  allows  $2.2$  Vrms metering signals. The next step is to determine the amount of overhead voltage needed. The peak voltage at output of Tip and Ring amplifiers is related to the peak signal voltage by:

$$\hat{V}_{amp} = \hat{V}_{T/R} \left( 1 + \frac{2(R_P + R_S + 65)}{|Z_{T/R}|} \right)$$

**Applications** (continued)

**dc Applications** (continued)

**Overhead Voltage** (continued)



12-2560 (C)

**Figure 27. SLIC 2-Wire Output Stage**

In addition to the required peak signal level, the SLIC needs about 2 V from each power supply to bias the amplifier circuitry. It can be thought of as an internal saturation voltage. Combining the saturation voltage and the peak signal level, the required overhead can be expressed as:

$$V_{OH} = V_{SAT} + \left( 1 + \frac{2(R_P + R_S + 65 \Omega)}{|Z_{T/R}|} \right) \frac{\Delta}{\sqrt{2}} V_{T/R}$$

where  $V_{SAT}$  is the combined internal saturation voltage between the Tip/Ring amplifiers and  $V_{SAT}$  (4.0 V typ.).  $R_P$  (W) is the protection resistor value,  $R_S$  is the resistance of the L7581 solid-state switch, and 65 W is one-half the dc feed resistance of the SLIC.  $Z_{T/R}$  ( $\Omega$ ) is the ac loop impedance.

**Example 1: On-Hook Transmission of a Meter Pulse**

- Signal level: 2.2 Vrms into 200  $\Omega$
- 20  $\Omega$  protection resistors
- 28  $\Omega$  solid-state switch on resistance
- $I_{LOOP} = 0$  (on-hook transmission of the metering signal)


$$V_{OH} = 4.0 + \left( 1 + \frac{2(20 + 28 + 65)}{200} \right) \sqrt{2}(2.2)$$

$$= 10.6 \text{ V}$$

Accounting for  $V_{SAT}$  tolerance of 0.5 V, a nominal overhead of 10.1 V would ensure transmission of an undistorted 2.2 V metering signal.

**Adjusting Overhead Voltage**

To adjust the open loop 2-wire voltage, pin DCR is programmed at the midpoint of a resistive divider from ground to either -5 V or  $V_{BAT}$ . In the case of -5 V, the overhead voltage will be independent of the battery voltage. Figure 28 shows the equivalent input circuit to adjust the overhead.



12-2562 (C)

**Figure 28. Equivalent Circuit for Adjusting the Overhead Voltage**

The overhead voltage is programmed by using the following equation:

$$V_{OH} = 6.5 - 4V_{DCR}$$

$$= 6.5 - 4 \left( -5 \times \left( \frac{R_1 \parallel 25 \text{ k}\Omega}{R_2 + R_1 \parallel 25 \text{ k}\Omega} \right) \right)$$


$$= 6.5 + 20 \left( \frac{R_1 \parallel 25 \text{ k}\Omega}{R_2 + R_1 \parallel 25 \text{ k}\Omega} \right)$$

**Applications** (continued)

**dc Applications** (continued)

**Adjusting dc Feed Resistance**

The dc feed resistance may be adjusted with the help of Figure 29.



12-2563 (C).d


**Figure 29. Equivalent Circuit for Adjusting the dc Feed Resistance**

$$R_{DC} = 115 \Omega + 500 \Omega \frac{\Delta V_{DCR}}{\Delta V_{DCOUT}}$$

$$= 115 \Omega + 500 \Omega \left( \frac{R_1 \parallel 25 \text{ k}\Omega}{R_3 + R_1 \parallel 25 \text{ k}\Omega} \right)$$

**Adjusting Overhead Voltage and dc Feed Resistance Simultaneously**

The above paragraphs describe the independent setting of the overhead voltage and the dc feed resistance. If both need to be set to customized values, combine the two circuits as shown in Figure 30.



12-2561 (C)

**Figure 30. Adjusting Both Overhead Voltage and dc Feed Resistance**

This is an equivalent circuit for adjusting both the dc feed resistance and overhead voltage together. The adjustments can be made by simple superposition of the overhead and dc feed equations:

$$V_{OH} = 6.5 + 20 \left( \frac{R_1 \parallel 25 \text{ k}\Omega \parallel R_3}{R_2 + R_1 \parallel 25 \text{ k}\Omega \parallel R_3} \right)$$

$$R_{DC} = 110 \Omega + 500 \Omega \left( \frac{R_1 \parallel 25 \text{ k}\Omega}{R_3 + R_1 \parallel 25 \text{ k}\Omega} \right)$$

When selecting external components, select R1 on the order of 5 kΩ to minimize the programming inaccuracy caused by the internal 25 kΩ resistor. Lower values can be used; the only disadvantage is the power consumption of the external resistors.

**Loop Range**

The equation below can be rearranged to provide the loop range for a required loop current:

$$R_L = \frac{|V_{BAT}| - V_{OH}}{I_L} - 2R_P - R_{DC}$$


**Off-Hook Detection**

The loop closure comparator has built-in longitudinal rejection, eliminating the need for an external 60 Hz filter. The loop closure detection threshold is set by resistor RLCTH. Referring to Figure 31, NLC is high in an on-hook condition (ITR = 0, VDCOUT = 0), and VLCTH = 0.05 mA x RLCTH. The off-hook comparator goes low when VLCTH crosses zero and then goes negative:

$$V_{LCTH} = 0.05 \text{ mA} \times R_{LCTH} + V_{DCOUT}$$

$$= 0.05 \times R_{LCTH} - 0.125 \text{ V/mA} \times I_{TR}$$

$$R_{LCTH}(\text{k}\Omega) = 2.5 \times I_{TR}(\text{mA})$$



12-2553a (C)


**Figure 31. Off-Hook Detection Circuit**

**Applications** (continued)

**dc Applications** (continued)

**Ring Trip Detection**

The ring trip circuit is a comparator that has a special input section optimized for this application. The equivalent circuit is shown in Figure 32, along with its use in an application using unbalanced, battery-backed ringing.



12-3014 (C)

**Figure 32. Ring Trip Equivalent Circuit and Equivalent Application**

The comparator input voltage compliance is  $V_{CC}$  to  $V_{BAT}$ , and the maximum current is  $240 \mu A$  in either direction. Its application is straightforward. A resistance ( $R_{TSN} + R_{TS2}$ ) in series with the  $R_{TSN}$  input establishes a current that is repeated in the  $R_{TSP}$  input. A slightly lower resistance ( $R_{TSP}$ ) is placed in series with the  $R_{TSP}$  input. When ringing is being injected, no dc current flows through  $R_{TS1}$ , and so the  $R_{TSP}$  input is at a lower potential than  $R_{TSN}$ . When enough dc loop current flows, the  $R_{TSP}$  input voltage increases to trip the comparator. In Figure 32, a low-pass filter with a double pole at 2 Hz was implemented to prevent false ring trip.

The following example illustrates how the detection circuit of Figure 32 will trip at 12.5 mA dc loop current using a  $-48 V$  battery.

$$I_N = \frac{-7 - (-48)}{2.289 \text{ k}\Omega}$$

$$= 17.9 \mu A$$

The current  $I_N$  is repeated as  $I_P$  in the positive comparator input. The voltage at comparator input  $R_{TSP}$  is:

$$V_{RTSP} = V_{BAT} + I_{LOOP(dc)} \times R_{TS1} + I_P \times R_{TSP}$$

Using this equation and the values in the example, the voltage at input  $R_{TSP}$  is  $-12 V$  during ringing injection ( $I_{LOOP(dc)} = 0$ ). Input  $R_{TSP}$  is therefore at a level of  $5 V$  below  $R_{TSN}$ . When enough dc loop current flows through  $R_{TS1}$  to raise its dc drop to  $5 V$ , the comparator will trip. In this example:

$$= 12.5 \text{ mA}$$

$$I_{LOOP(dc)} = \frac{5 \text{ V}}{402 \Omega}$$

**Ring Ground Detection**

Pin ICM sinks a current proportional to the longitudinal loop current. It is also connected to an internal comparator whose output is pin RGDET. In a ground start application where Tip is open, the ring ground current is half differential and half common mode. In this case, to set the ring ground current threshold, connect a resistor  $R_{ICM}$  from pin ICM to  $V_{CC}$ . Select the resistor according to the following relation:

$$R_{ICM}(k\Omega) = \frac{V_{CC} \times 228}{I_{RG}(mA)}$$

The above equation is shown graphically in Figure 19. It applies for the case of Tip open. The more general equation can be used in ground key application to detect a common-mode current  $I_{CM}$ :

$$R_{ICM}(k\Omega) = \frac{V_{CC} \times 114}{I_{CM}(mA)}$$

## Applications (continued)

### ac Design

There are four key ac design parameters. **Termination impedance** is the impedance looking into the 2-wire port of the line card. It is set to match the impedance of the telephone loop in order to minimize echo return to the telephone set. **Transmit gain** is measured from the 2-wire port to the PCM highway, while **receive gain** is done from the PCM highway to the transmit port. Finally, the **hybrid balance** network cancels the unwanted amount of the receive signal that appears at the transmit port.

At this point in the design, the codec needs to be selected. The discrete network between the SLIC and the codec can then be designed. Here is a brief codec feature and selection summary.

#### First-Generation Codecs

These perform the basic filtering, A/D (transmit), D/A (receive), and  $\mu$ -law/A-law companding. They all have an op amp in front of the A/D converter for transmit gain setting and hybrid balance (cancellation at the summing node). Depending on the type, some have differential analog input stages, differential analog output stages, and  $\mu$ -law/A-law selectability. This generation of codecs have the lowest cost. They are most suitable for applications with fixed gains, termination impedance, and hybrid balance.

#### Second-Generation Codecs

This class of devices includes a microprocessor interface for software control of the gains and hybrid balance. The hybrid balance is included in the device. The ac programmability adds application flexibility, saves several passive components, and also adds several I/O latches that are needed in the application. However, there is no transmit op amp, since the transmit gain and hybrid balance are set internally.

#### Third-Generation Codecs

This class of devices includes the gains, termination impedance, and hybrid balance—all under microprocessor control. Depending on the device, they may or may not include latches.

#### Selection Criteria


In the codec selection, increasing software control and flexibility are traded for device cost. To help decide, it may be useful to consider the following. Will the application require only one value for each gain and impedance? Will the board be used in different countries with different requirements? Will several versions of the board be built? If so, will one version of the board be most of the production volume? Does the application need only real termination impedance? Does the hybrid balance need to be adjusted in the field?

In the following examples, use of a first-generation codec is shown. The equations for second- and third-generation codecs are simply subsets of these. There are two examples: The first shows the simplest circuit, which uses a minimum number of discrete components to synthesize a real termination impedance. The second example shows the use of the uncommitted op amp to synthesize a complex termination.

Applications (continued)


ac Design (continued)

ac equivalent circuits using a T7504 codec are shown in Figures 33 and 34.



12-2554.h (C)

Figure 33. ac Equivalent Circuit Not Including Spare Op Amp



12-3013.h (C)

\* If required.

Figure 34. ac Equivalent Circuit Including Spare Op Amp

**Applications** (continued)**ac Design** (continued)**Example 1: Real Termination**

The following design equations refer to the circuit in Figure 33. Use these to synthesize real termination impedance.

**Termination Impedance:**

$$Z_t = \frac{V_{T/R}}{-i_{tr}}$$

$$Z_t = 2R_P + \frac{1000}{1 + \frac{R_{T1}}{R_{GP}} + \frac{R_{T1}}{R_{RCV}}}$$

**Receive Gain:**

$$g_{rcv} = \frac{V_{T/R}}{V_{fr}}$$

$$g_{rcv} = \frac{8}{\left(1 + \frac{R_{RCV}}{R_{T1}} + \frac{R_{RCV}}{R_{GP}}\right) \left(1 + \frac{Z_t}{Z_{T/R}}\right)}$$

**Transmit Gain:**

$$g_{tx} = \frac{V_{gsx}}{V_{T/R}}$$

$$g_{tx} = \frac{R_x}{R_{T2}} \times \frac{125}{Z_{T/R}}$$

**Hybrid Balance:**

$$h_{bal} = 20 \log \left( \frac{V_{gsx}}{V_{T/R}} \right)$$

To optimize the hybrid balance, the sum of the currents at the VFX input of the codec op amp should be set to 0. The following expressions assume the test network is the same as the termination impedance:

$$R_{HB} = \frac{R_x}{g_{tx} \times g_{rcv}}$$

$$h_{bal} = 20 \log \left( \frac{R_x}{R_{HB}} - g_{tx} \times g_{rcv} \right)$$

**Example 2: Complex Termination**

For complex termination, the spare op amp is used (see Figure 34).

$$Z_t = 2R_P + \frac{1000}{1 + \frac{R_{T3}}{R_{GN}} + \frac{R_{T3}}{R_{RCV}}} \left( \frac{Z_{T5}}{R_{T4}} \right)$$

$$= 2R_P + k(Z_{T5})$$

$$g_{rcv} = \frac{8}{\left(1 + \frac{R_{RCV}}{R_{T3}} + \frac{R_{RCV}}{R_{GN}}\right) \left(1 + \frac{Z_t}{Z_{T/R}}\right)}$$

$$g_{tx} = \frac{-R_x}{R_{T6}} \times \frac{125}{Z_{T/R}} \times \frac{Z_{T5}}{R_{T4}} \left( 1 + \frac{R_{T5X}}{Z_{T5}} + \frac{R_{T5X}}{R_{T3} + R_{GN} \parallel R_{RCV}} \right)$$

The hybrid balance equation is the same as in Example 1.

## Applications (continued)

### Power Derating

Thermal considerations can affect the choice of 32-pin PLCC or 44-pin PLCC package. Operating temperature range, maximum current limit, maximum battery voltage, minimum dc loop, and protection resistor values will influence the overall thermal performance. This section shows the relevant design equations and considerations in evaluating the SLIC thermal performance.

First, consider the L8551 SLIC in a 44-pin PLCC package. The still air thermal resistance is 47 °C/W; however, this number implies zero airflow as if the L8551 were totally enclosed in a box. A more realistic number would be 43 °C/W. This is an experimental number that represents a thermal impedance with no forced airflow (i.e., from a muffin fan), but from the natural airflow as seen in a typical switch cabinet.

The SLIC will enter the thermal shutdown state at typically 165 °C. The thermal shutdown design should ensure that the SLIC temperature does not reach 165 °C under normal operating conditions.

Assume a maximum ambient operating temperature of 85 °C, a maximum current limit of 45 mA, and a maximum battery of -52 V. Further, assume a (worst case) minimum dc loop of 100 Ω and that 100 Ω protection resistors are used at both Tip and Ring.

1.  $T_{TSD} - T_{AMBIENT(max)} = \text{allowed thermal rise.}$

$$165\text{ °C} - 85\text{ °C} = 80\text{ °C}$$

2. Allowed thermal rise = package thermal impedance • SLIC power dissipation.

$$80\text{ °C} = 43\text{ °C/W} \cdot \text{SLIC power dissipation}$$

$$\text{SLIC power dissipation (P}_{DISS}) = 1.9\text{ W}$$

Thus, if the total power dissipated in the SLIC is less than 1.9 W, it will not enter the thermal shutdown state. Total SLIC power is calculated as:

$$\text{Total P}_{DISS} = \text{Maximum battery} \cdot \text{Maximum current limit} + \text{SLIC quiescent power.}$$

For the L8551, SLIC quiescent power ( $P_Q$ ) is approximated at 0.135 W. Thus,

$$\text{Total P}_{DISS} = (-52\text{ V} \cdot 45\text{ mA}) + 0.135\text{ W}$$

$$\text{Total P}_{DISS} = 2.34\text{ W} + 0.135\text{ W}$$

$$\text{Total P}_{DISS} = 2.475\text{ W}$$

The power dissipated in the SLIC is the total power dissipation less the power that is dissipated in the loop.

$$\text{SLIC P}_{DISS} = \text{Total power} - \text{Loop power}$$

$$\text{Loop power} = (I_{LIM})^2 \cdot (R_{DCLOOP\ min} + 2R_P)$$

$$\text{Loop power} = (45\text{ mA})^2 \cdot (100\ \Omega + 200\ \Omega)$$

$$\text{Loop power} = 0.61\text{ W}$$

$$\text{SLIC power} = 2.475\text{ W} - 0.61\text{ W}$$

$$\text{SLIC power} = 1.865\text{ W} < 1.9\text{ W}$$

Thus, in this example, the thermal design ensures that the SLIC will not enter the thermal shutdown state.

The next example uses the 32-pin PLCC package and demonstrates the technique used to determine the maximum allowed current.

In this example, assume a 0 °C to 70 °C operating range. Thus,

$$T_{TSD} - T_{AMBIENT(max)} = \text{Allowed thermal rise}$$

$$165\text{ °C} - 70\text{ °C} = 95\text{ °C}$$

To estimate the open-air thermal impedance, use the 43 °C/W parameter from the 44-pin PLCC and ratio the lead count.

$$\text{Thermal Impedance (32-PLCC)} = 43\text{ °C/W} + \left[ \frac{44}{32} \right] = 59\text{ °C/W}$$

Again;

$$\text{Allowed thermal rise} = \text{Thermal impedance} \cdot \text{SLIC power dissipation}$$

$$95\text{ °C} = 59\text{ °C/W} \cdot \text{SLIC power dissipation}$$

$$\text{SLIC P}_{DISS} = 1.6\text{ W}$$

In this example again assume the dc loop + 2 • protection resistors = 300 Ω, then;

$$(I_{LIM})(V_{BAT\ max}) + P_Q - (I_{LIM})^2 (R_{DC} + 2 R_P) = 1.7\text{ W}$$

$$I \cdot 52 + 0.135 - I^2 300 = 1.7\text{ W}$$

$$300 I^2 - 52 I + 1.565 = 0$$

**Applications** (continued)**Power Derating** (continued)

This is a quadratic equation whose solution is in the form:

$$X = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$I_{LIM} = \frac{52 \pm \sqrt{52^2 - (4)(300)(1.565)}}{2(300)}$$

$$I_{LIM} = \frac{52 \pm 28.74}{600}$$

Ignore the "+" term

$$I_{LIM} = \frac{52 - 28.74}{600} = 39 \text{ mA}$$

Thus, 39 mA is the maximum allowable current limit in the 32-pin PLCC package under the conditions given in this example.

This type of analysis should be performed under the conditions of the user's particular application to ensure adequate thermal design.

**PCB Layout Information**

Make the leads to BGND and V<sub>BAT</sub> as wide as possible for thermal and electrical reasons. Also, maximize the amount of PCB copper in the area of—and specifically on—the leads connected to this device for the lowest operating temperature.


When powering the device, ensure that no external potential creates a voltage on any pin of the device that exceeds the device ratings. In this application, some of the conditions that cause such potentials during power-up are the following: 1) an inductor connected to PT and PR (this can force an overvoltage on V<sub>BAT</sub> through the protection devices if the V<sub>BAT</sub> connection chatters) and 2) inductance in the V<sub>BAT</sub> lead (this could resonate with the V<sub>BAT</sub> filter capacitor to cause a destructive overvoltage).

This device is normally used on a circuit card that is subjected to hot plug-in, meaning the card is plugged into a biased backplane connector. In order to prevent damage to the IC, all ground connections must be applied before, and removed after, all other connections.

## Outline Diagrams

### 44-Pin PLCC

Controlling dimensions are in inches.





5-2506.17

Outline Diagrams (continued)

32-Pin PLCC

Controlling dimensions are in inches.



5-3813 (C)

## Ordering Information

Device	Package	Comcode
LUCL8551AP	44-Pin PLCC	107688400
LUCL8551AP-TR	44-Pin PLCC (Tape and Reel)	107768343
LUCL8551AAU	32-Pin PLCC	107668426
LUCL8551AAU-TR	32-Pin PLCC (Tape and Reel)	107768335

---

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: <http://www.lucent.com/micro>

U.S.A.: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103

1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106), e-mail [docmaster@micro.lucent.com](mailto:docmaster@micro.lucent.com)

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256  
Tel. (65) 778 8833, FAX (65) 777 7495

JAPAN: Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan  
Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700

For data requests in Europe:

MICROELECTRONICS GROUP DATALINE: Tel. (44) 1734 324 299, FAX (44) 1734 328 148

For technical inquiries in Europe:

CENTRAL EUROPE: (49) 89 95086 0 (Munich), NORTHERN EUROPE: (44) 1344 865 900 (Bracknell UK),

FRANCE: (33) 1 41 45 77 00 (Paris), SOUTHERN EUROPE: (39) 2 6601 1800 (Milan) or (34) 1 807 1700 (Madrid)

---

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Copyright © 1997 Lucent Technologies Inc.  
All Rights Reserved  
Printed in U.S.A.

March 1997  
DS97-203ALC (Replaces DS96-029LCAS)

microelectronics group

Lucent Technologies  
Bell Labs Innovations

