

RISC FLOATING POINT ACCELERATOR (FPA)

IDT79R3010A IDT79R3010AE

FEATURES:

- Hardware Support of Single and Double-Precision Operations:
 - Floating-Point Add
 - Floating-Point Subtract
 - Floating-Point Multiply
 - Floating-Point Divide
 - Floating-Point Comparisons
 - Floating-Point Conversions
- Sustained performance:
 - 11 MFLOPS single precision LINPACK
 - 7.3 MFLOPS double precision LINPACK
- · 16.7MHz through 40MHz operation
- Direct, high-speed interface with IDT79R3000A and IDT79R3001 Processor
- Supports Full Conformance With IEEE 754-1985 Floating-PointSpecification
- Full 64-bit operation using sixteen 64-bit data registers
- High-speed CMOS technology
- 32-bit status/control register providing access to all IEEE-Standard exception handling

- Load/store architecture allows data movement directly between FPA and memory or between CPU and FPA
- · Overlapped operation of independent floating point ALUs

DESCRIPTION:

The IDT79R3010A Floating-Point Accelerator (FPA) operates in conjunction with the IDT79R3000A Processor and extends the IDT79R3000As instruction set to perform arithmetic operations on values in floating-point representations. The IDT79R3010A FPA, with associated system software, fully conforms to the requirements of ANSI/IEEE Standard 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic." In addition, the architecture fully supports the standard's recomendations.

This data sheet provides an overview of the features and architecture of the 79R3010A FPA. A more detailed description of the operation of the device is incorporated in the R3000A Family Hardware User's Manual, available from IDT, and a more detailed architectural overview is provided in the MIPS RISC Architecture book, available from MIPS/SGI.




Figure 1. IDT79R3010A Functional Block Diagram

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE


JUNE 1992

IDT79R3010A FPA REGISTERS

The IDT79R3010A FPA provides 32 general purpose 32-bit registers, a Control/Status register, and a Revision Identi-

fication register. The tightly-coupled coprocessor interface causes the register resources of the FPA to appear to the systems programmers as an extension of the CPU internal registers. The FPA registers are shown in Figure 2.

General Purpose Registers (FGR/FPR)






Figure 2. IDT79R3010A FPA Registers

Floating-point coprocessor operations reference three types of registers:

- Floating-Point Control Registers (FCR)
- · Floating-Point General Registers (FGR)
- · Floating-Point Registers (FPR)

Floating-Point General Registers (FGR)

There are 32 Floating-Point General Registers (FGR) on the FPA. They represent directly-addressable 32-bit registers, and can be accessed by Load, Store, or Move Operations.

Floating-Point Registers (FPR)

The 32 FGRs described in the preceding paragraph are also used to form sixteen 64-bit Floating-Point Registers (FPR). Pairs of general registers (FGRs), for example FGR0 and FGR1 (refer to Figure 2) are physically combined to form a single 64-bit FPR. The FPRs hold a value in either single-or double-precision floating-point format. Double-precision format FPRs are formed from two adjacent FGRs.

Floating-Point Control Registers (FCR)

There are 2 Floating-Point Control Registers (FCR) on the FPA. They can be accessed only by Move operations and include the following:

- Control/Status register, used to control and monitor exceptions, operating modes, and rounding modes;
- Revision register, containing revision information about the FPA.

COPROCESSOR OPERATION

The FPA continually monitors the IDT79R3000A processor instruction stream. If an instruction does not apply to the coprocessor, it is ignored; if an instruction does apply to the coprocessor, the FPA executes that instruction and transfers necessary result and exception data synchronously to the IDT79R3000A main processor.

The FPA performs three types of operations:

- Loads and Stores;
- Moves;
- · Two- and three-register floating-point operations.

Load, Store, and Move Operations

Load, Store, and Move operations move data between memory or the IDT79R3000A Processor registers and the IDT79R3010A FPA registers. These operations perform no format conversions and cause no floating-point exceptions. Load, Store, and Move operations reference a single 32-bit word of either the Floating-Point General Registers (FGR) or the Floating-Point Control Registers (FCR).

Floating-Point Operations

The FPA supports the following single- and double-precision format floating-point operations:

- Add
- Subtract
- Multiply
- Divide
- Absolute Value
- Move

6.1

- Negate
- Compare

In addition, the FPA supports conversions between singleand double-precision floating-point formats and fixed-point formats.

The FPA incorporates separate Add/Subtract, Multiply, and Divide units, each capable of independent and concurrent operation. Thus, to achieve very high performance, floating point divides can be overlapped with floating point multiplies and floating point additions. These floating point operations occur independently of the actions of the CPU. allowing further overlap of integer and floating point operations. Figure 3 illustrates an example of the types of overlap permissible.

2

10

8






Figure 3. Examples of Overlapping Floating Point Operation

Exceptions

The IDT79R3010A FPA supports all five IEEE standard exceptions:

- Invalid Operation
- Inexact Operation
- Division by Zero
- Overflow
- Underflow

The FPA also supports the optional, Unimplemented Operation exception that allows unimplemented instructions to trap to software emulation routines.

The FPA provides precise exception capability to the CPU; that is, the execution of a floating point operation which generates an exception causes that exception to occur at the CPU instruction which caused the operation. This precise exception capability is a requirement in applications and languages which provide a mechanism for local software exception handlers within software modules.

INSTRUCTION SET OVERVIEW

6

All IDT79R3010A instructions are 32 bits long and they can be divided into the folowing groups:

- Load/Store and Move instructions move data between memory, the main processor and the FPA general registers.
- Computational instructions perform arithmetic operations on floating point values in the FPA registers.
- Conversion instructions perform conversion operations between the various data formats.
- Compare instructions perform comparisons of the contents of registers and set a condition bit based on the results. The result of the compare operation is output on the FpCond output of the FPA, which is typically used as CpCond1 on the CPU for use in coprocessor branch operations.

Table 1 lists the instruction set of the IDT79R3010A FPA.

OP	Description	OP	Description
LWC1 SWC1 MTC1 MFC1 CTC1 CFC1 CVT.S.fmt	Load/Store/Move Instructions Load Word to FPA Store Word from FPA Move Word to FPA Move Word from FPA Move Control word to FPA Move Control word from FPA Conversion Instructions Floating-point Convert to Single FP Floating-point Convert to Double FP Floating-point Convert to fixed-point	ADD.fmt SUB.fmt MUL. fmt DIV.fmt ABS.fmt MOV.fmt NEG.fmt	Computational Instructions Floating-point Add Floating-point Subtract Floating-point Multiply Floating-point Divide Floating-point Absolute value Floating-point Move Floating-point Negate Compare Instructions Floating-point Compare

Table 1. IDT79R3010A Instruction Summary

2873 tol 01

ID79R3010 PIPELINE ARCHITECTURE

The IDT79R3010A FPA provides an instruction pipeline that parallels that of the IDT79R3000A processor. The FPA, however, has a 6-stage pipeline instead of the 5-stage pipeline of the IDT79R3000: the additional FPA pipe stage is used to provide efficient coordination of exception responses between the FPA and main processor.

The execution of a single IDT79R3010A instruction consists of six primary steps:

- IF—Instruction Fetch. The main processor calculates the insruction address required to read an instruction from the I-Cache. No action is required of the FPA during this pipe stage since the main processor is responsible for address generation.
- RD—The instruction is present on the data bus during phase 1 of this pipe stage and the FPA decodes the

- instruction on the bus to determine if it is an instruction for the FPA.
- 3) **ALU**—If the instruction is an FPA instruction, instruction execution commences during this pipe stage.
- 4) MEM—If this is a coprocessor load or store instruction, the FPA presents or captures the data during phase 2 of this pipe stage.
- WB—The FPA uses this pipe stage solely to deal with exceptions.
- 6) FWB—The FPA uses this stage to write back ALU results to its register file. This stage is the equivalent of the WB stage in the IDT79R3000A main processor.

Each of these steps requires approximately one FPA cycle as shown in Figure 3 (parts of some operations spill over into another cycle while other operations require only 1/2 cycle).

INSTRUCTION EXECUTION




Figure 4. IDT79R3010A Instruction Summary




Figure 5. IDT79R3010A Instruction Pipeline

The IDT79R3010A uses a 6-stage pipeline to achieve an instruction execution rate approaching one instruction per FPA cycle. Thus, execution of six instructions at a time are overlapped as shown in Figure 5.

This pipeline operates efficiently because different FPA resources (address and data bus accesses, ALU operations. register accesses, and so on) are utilized on a non-interfering basis.

PACKAGE THERMAL SPECIFICATIONS

The IDT79R3010A utilizes special packaging techniques to improve both the thermal and electrical characteristics of the floating point accelerator.

In order to improve the electrical characteristics of the device, the package is constructed using multiple signal planes, including individual power planes and ground planes to reduce noise associated with high-frequency TTL parts.

In order to improve the thermal characteristics of the floating point accelerator, the device is housed using cavity down packaging for the flatpack and the PGA (the J-bend CerQuad is cavity up). In addition, these packages incorporate a copper-tungsten thermal slug designed to efficiently transfer heat from the die to the case of the package, and thus effectively lower the thermal resistance of the package. The use of an additional external heat sink affixed to the package thermal slug further decreases the effective thermal resistance of the package.

The case temperature may be measured in any environment to determine whether the device is within the specified operating range. The case temperature should be measured at the

center of the top surface opposite the package cavity (the package cavity is the side where the package lid is mounted).

The equivalent allowable ambient temperature, TA, can be calculated using the thermal resistance from case to ambient (\varnothing ca) for the given package. The following equation relates ambient and case temperature:

where P is the maximum power consumption, calculated by using the maximum loc from the DC Electrical Characteristic section.


Typical values for Øca at various airflows are shown in Table 2 for the various CPU packages.

		Airflow - (ft/min)						
	0	200	400	600	800	1000		
Øca (84-PGA)	22	8	3	2	1.5	1.0		
Øca (84-Flatpack)	22	9	4	3	2	1.5		
Øca (84-CerQuad)	25	17	12	8	7	6		

2873 tbl 03

Table 2. Thermal Resistance (Oca) at Various Airflows

PIN CONFIGURATION⁽¹⁾ (Top View)



NOTE:

1. Reserved pins must not be connected.

C

PIN CONFIGURATION⁽¹⁾ (Ceramic, Cavity Down) – BOTTOM VIEW


			1			,		,				
М	Vss	Vcc	Data 17	DataP 1	Vss	FP Cond	FPInt	Vss	Run	Rsrvd 1	Vcc	Vss
L	Data 21	Data 20	Data 18	Data 16	Vcc	FPBusy	Excep- tion	Vcc	Rsrvd 2	FP Present	Data 15	Data 14
К	Vss	Vcc	Data 19							Rsrvd 0	Vcc	Vss
J	Data 23	Data 22									Data 13	Data 12
Н	Data 24	DataP 2									Data 11	Data 10
G	Data 26	Data 25			84-Pin	Ceramic P		-			Vœ	Vss
F	Vss	Vœ									Data 8	Data 9
Е	Data 27	Data 28									Data 7	DataP 0
D	Data 29	Data 30									Data 5	Data 6
С	Vss	V&	Clk2x Rd							Data 2	Vœ	Vss
В	Fp SysIn	Data 31	DataP 3	Vcc	Clk2x Sys	Vœ	Clk2x Phi	Vœ	PIIOn	Data 1	Data 3	Data 4
Α	Vss	Vcc	F <u>pSy</u> s Out	Vss	Clk2x Smp	Vss	Reset	Vss	FP Sync	Data 0	Vœ	Vss
,	1	2	3	4	5	6	7	8	9	10	11	12

2873 drw 07

NOTE:

1. Reserved pins must not be connected.

PIN CONFIGURATION⁽¹⁾ 84-L QUAD FLATPACK (CAVITY DOWN) TOP VIEW



NOTE:

1. Reserved pins must not be connected.

PIN DESCRIPTIONS

Pin Name	1/0	Description
Data (0-31)	1/0	A multiplexed 32-bit bus used for instruction and data transfers on phase 1 and phase 2, respectively.
DataP (0-3)	0	A 4-bit bus containing even parity over the data bus. Parity is generated by the FPA on stores.
Run	1	Input to the FPA which indicates whether the processor-coprocessor system is in the run or stall state.
Exception	- 1	Input to the FPA which indicates exception related status information.
FpBusy	0	Signal to the CPU indicating a request for a coprocessor busy stall.
FpCond	0	Signal to the CPU indicating the result of the last comparision operation.
FpInt	0	Signal to the CPU indicating that a floating-point exception has occured for the current FPA instruction.
Reset	_	Synchronous initialization input used to distinguish the processor-FPA synchronization period from the execution period. Reset must be synchronized by the leading edge of SysOut from the CPU.
PIIOn	1	Input which during the reset period determines whether the phase lock mechanism is enabled and during the execution period determines the output timing model.
FpPresent	0	Output which is pulled to ground through an impedance of approximately 0.5k\Omega. By providing an external pullup on this line, an indication of the presence or absence of the FPA can be obtained.
Clk2xSys	-	A double frequency clock input used for generating FpSysOut.
Clk2xSmp	-	A double frequency clock input used to determine the sample point for data coming in to the FPA.
Clk2xRd	-	A double frequency clock input used to determine the disable point for the data drivers.
Clk2xPhi	-	A double frequency clock input used to determine the position of the internal phases, phase 1 and phase 2.
FpSysOut	0	Synchronization clock from the FPA.
FpSysIn		Input used to receive the synchronization clock from the FPA.
FpSync	-	Input used to receive the synchronization clock from the CPU.

2873 tbl 03

ABSOLUTE MAXIMUM RATINGS(1, 3)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA, TC	Operating Temperature	0 to +70 ⁽⁴⁾ (Ambient) 0 to +90 ⁽⁵⁾ (Case)	°C
TBIAS	Case Temperature Under Bias	-55 to +125 ⁽⁴⁾ 0 to +90 ⁽⁵⁾	°C
Tstg	Storage Temperature	-55 to +125	°C
lin	Input Voltage	-0.5 to +7.0	V

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VIN minimum = -3.0V for pulse width less than 15ns. VIN should not exceed VCC +0.5 Volts.
- Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.
- 4. 16-33MHz only.
- 5. 40MHz only.

AC TEST CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
Vıн	Input HIGH Voltage	3.0	_	٧
VIL	Input LOW Voltage	_	0.4	٧
ViHS	Input HIGH Voltage	3.5	_	٧
VILS	Input LOW Voltage	_	0.4	٧
VIHC	Input HIGH Voltage	4.0	_	٧
Vilc	Input LOW Voltage		0.4	٧


2873 tbl 05

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Commercial 16-33MHz	0°C to +70°C (Ambient)	OV	5.0 ±5%
Commercial 40MHz	0°C to +90°C (Case)	ov	5.0 ±5%

2873 tbi 06

OUTPUT LOADING FOR AC TESTING



DC ELECTRICAL CHARACTERISTICS FOR IDT79R3010A **COMMERCIAL TEMPERATURE RANGE** (TA = 0° C to + 70° C, Vcc = + 5.0 V ± 5%)

					20.0	MHz	11
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min, loн = -4mA	3.5	_	3.5		V
V OL	Output LOW Voltage	Vcc = Min, lot = 4mA	_	0.4	_	0.4	V
VOLFP	Output LOW Voltage ⁽⁵⁾	VCC = Min, IOL = 1.5mA	_	0.5	_	0.5	V
Vін	Input HIGH Voltage ⁽⁶⁾		2.0	_	2.0		V
VIL	Input LOW Voltage ⁽¹⁾		_	0.8		0.8	V
ViHS	Input HIGH Voltage ^(2,6)		3.0	_	3.0	_	V
VILS	Input LOW Voltage(1,2)		_	0.4	_	0.4	V
Vihc	Input HIGH Voltage ^(4,6)		4.0		4.0		V
VILC	Input LOW Voltage(1,4)		_	0.4		0.4	V
CIN	Input Capacitance ⁽⁷⁾		_	10	<u> </u>	10	pF
Соит	Output Capacitance ⁽⁷⁾		_	10	_	10	pF
lcc	Operating Current	Vcc = 5.0V, Ta = 70°C	_	525	_	600	mA
łін	Input HIGH Leakage ⁽³⁾	VIH = VCC	_	100	1 –	100	μА
liL	Input LOW Leakage ⁽³⁾	VIL = GND	-100	_	-100	-	μА
loz	Output Tri-state Leakage	VOH = 2.4V, VOL = 0.5V	-100	100	-100	100	μА

2873 tbl 07

DC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE **COMMERCIAL TEMPERATURE RANGE** (TA = 0° C to + 70° C, Vcc = + $5.0 \text{ V} \pm 5\%$)

			25.0	MHz	33.3	3 MHz	Unit
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min, IoH = -4mA	3.5	_	3.5	_	٧
V OL	Output LOW Voltage	Vcc = Min, loL = 4mA	_	0.4	T _	0.4	v
VOLFP	Output LOW Voltage ⁽⁵⁾	Vcc = Min, lot = 1.5mA		0.5	<u> </u>	0.5	V
ViH	Input HIGH Voltage ⁽⁶⁾		2.0	_	2.0	_	V
VIL	Input LOW Voltage ⁽¹⁾			0.8	_	0.8	٧
ViHs	Input HIGH Voltage ^(2,6)		3.0		3.0		V
Vils	Input LOW Voltage(1,2)			0.4	_	0.4	V
Vihc	Input HIGH Voltage(4,6)		4.0	_	4.0		V
VILC	Input LOW Voltage(1,4)			0.4	<u> </u>	0.4	V
Cin	Input Capacitance ⁽⁷⁾			10		10	pF
Соит	Output Capacitance(7)		_	10	_	10	pF
lcc	Operating Current	Vcc = 5.0V, Ta = 70°C		650	_	700	mA
lін	Input HIGH Leakage ⁽³⁾	ViH = Vcc	_	100	_	100	μĀ
liL	Input LOW Leakage(3)	VIL = GND	-100		-100		μА
loz	Output Tri-state Leakage	VoH = 2.4V, VoL = 0.5V	-100	100	-100	100	μА

NOTES:

- 1. Vil. Min. = -3.0V for pulse width less than 15ns. Vil. should not fall below -0.5V for larger periods.
- 2. VIHS and VILS apply to Clk2xSys, Clk2xSmp, Clk2xRd, Clk2xPhi, FpSysin, FpSync and Reset.
- 3. These parameters do not apply to the clock inputs.

 4. VIHC and VILC apply to Run, PIIOn and Exception.
- 5. VOLFP applies to the FPPresent pin only.
- 6. ViH and ViHs should not be held above Vcc + 0.5V.
- 7. Guaranteed by design.

6.1

2873 tbl 08

DC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE **COMMERCIAL TEMPERATURE RANGE** (Tc = 0° C to + 90° C, Vcc = + $5.0 \text{ V} \pm 5\%$)

			40 N	MHz	Unit
Symbol	Parameter	Test Conditions	Min.	Max.	- Oni
Vон	Output HIGH Voltage	Vcc = Min, IoH = -4mA	3.5	1	V
V OL	Output LOW Voltage	Vcc = Min, lot = 4mA	_	0.4	٧
VOLFP	Output LOW Voltage ⁽⁵⁾	Vcc = Min, loL = 1.5mA	-	0.5	V
Vıн	Input HIGH Voltage ⁽⁶⁾		2.0	_	V
VIL	Input LOW Voltage(1)		_	0.8	V
Vihs	Input HIGH Voltage ^(2,6)		3.0		V
Vils	Input LOW Voltage(1,2)		-	0.4	V
Vihc	Input HIGH Voltage ^(4,6)		4.0	_	٧
VILC	Input LOW Voltage(1,4)		_	0.4	V
Cin	Input Capacitance ⁽⁷⁾		_	10	pF
Соит	Output Capacitance ⁽⁷⁾		_	10	pF
Icc	Operating Current	Vcc = 5.0V, Tc = 90°C		750	mA
lя	Input HIGH Leakage ⁽³⁾	VIH = VCC	_	100	μА
h∟	Input LOW Leakage ⁽³⁾	VIL = GND	-100	=	μА
loz	Output Tri-state Leakage	VoH = 2.4V, VoL = 0.5V	-100	100	μА

6.1

NOTES:

- 1. Vil. Min. = -3.0V for pulse width less than 15ns. Vil. should not fall below -0.5V for larger periods. 2. Vilis and Vilis apply to Clk2xSys, Clk2xSmp, Clk2xRd, Clk2xPhi, FpSysin, FpSync and Reset.
- 3. These parameters do not apply to the clock inputs.
- 4. VIHC and VILc apply to Run, PIIOn and Exception.
 5. VOLFP applies to the FPPresent pin only.
- 6. ViH and ViHs should not be held above Vcc + 0.5V.
- 7. Guaranteed by design.

12

AC ELECTRICAL CHARACTERISTICS FOR IDT79R3010A(1, 3) **COMMERCIAL TEMPERATURE RANGE** (TA = 0° C to +70°C, Vcc = +5.0V ± 5%)

Parameter at Clock HIGH ⁽²⁾ at Clock LOW ⁽²⁾ at Clock Period at Cloc	Note 7 Note 7 Load= 25pF	Min. 12 12 30 0 9.0 15	Max.	10 10 25 0 0 7.0		ns ns ns ns ns ns ns ns ns
at Clock LOW ⁽²⁾ at Clock Period 2xSys to Clk2xSmp ⁽⁵⁾ 2xSmp to Clk2xRd ⁽⁵⁾ 2xSmp to Clk2xPhi ⁽⁵⁾ mters a Enable ⁽³⁾ a Disable ⁽³⁾ a Valid et Set-up a Set-up	Note 7	12 30 0 0 9.0		10 25 0 0 7.0	1000 tcyc/4 tcyc/4 tcyc/4	ns ns ns ns ns
at Clock LOW ⁽²⁾ at Clock Period 2xSys to Clk2xSmp ⁽⁵⁾ 2xSmp to Clk2xRd ⁽⁵⁾ 2xSmp to Clk2xPhi ⁽⁵⁾ mters a Enable ⁽³⁾ a Disable ⁽³⁾ a Valid et Set-up a Set-up	Note 7	12 30 0 0 9.0		10 25 0 0 7.0	1000 tcyc/4 tcyc/4 tcyc/4	ns ns ns ns ns
at Clock Period 2xSys to Clk2xSmp(5) 2xSmp to Clk2xRd(5) 2xSmp to Clk2xPhi(5) mters a Enable(3) a Disable(3) a Valid et Set-up a Set-up		30 0 0 9.0	tcyc/4 tcyc/4 tcyc/4 -2.0 -1.0	25 0 0 7.0	tcyc/4 tcyc/4 tcyc/4	ns ns ns ns
exSys to Clk2xSmp ⁽⁵⁾ exSmp to Clk2xRd ⁽⁵⁾ exSmp to Clk2xPhi ⁽⁵⁾ mters a Enable ⁽³⁾ a Disable ⁽³⁾ a Valid et Set-up a Set-up	Load= 25pF	0 0 9.0	tcyc/4 tcyc/4 tcyc/4 -2.0 -1.0	0 0 7.0	tcyc/4 tcyc/4 tcyc/4	ns ns ns
exsmp to Clk2xRd ⁽⁵⁾ exsmp to Clk2xPhi ⁽⁵⁾ mters a Enable ⁽³⁾ a Disable ⁽³⁾ a Valid et Set-up a Set-up	Load= 25pF	0 9.0 — —	tcyc/4 tcyc/4 -2.0 -1.0	0 7.0 —	tcyc/4 tcyc/4 -2.0	ns ns
exsmp to Clk2xPhi ⁽⁵⁾ mters a Enable ⁽³⁾ a Disable ⁽³⁾ a Valid et Set-up a Set-up	Load= 25pF	9.0	-2.0 -1.0	7.0 — —	tcyc/4	ns
mters a Enable ⁽³⁾ a Disable ⁽³⁾ a Valid et Set-up a Set-up	Load= 25pF	<u> </u>	-2.0 -1.0		-2.0	ns
a Enable ⁽³⁾ a Disable ⁽³⁾ a Valid et Set-up a Set-up	Load= 25pF		-1.0			1
a Disable ⁽³⁾ a Valid et Set-up a Set-up	Load= 25pF		-1.0			1
a Valid et Set-up a Set-up	Load≈ 25pF				-1.0	l ne
et Set-up a Set-up	Load= 25pF		3.0	_	•	113
a Set-up		15			3.0	ns
·				15		ns
a Hold ⁽³⁾		9.0		8.0	<u> </u>	ns
		-2.5	_	-2.5	_	ns
Condition		_	35		30	ns
Busy		_	15		13	ns
nterrupt		_	40		35	ns
Move To		_	35	_	30	ns
eption Set-up (Run Cycle)		14	_	12	_	ns
eption Set-up (Stall Cycle)		12	_	10	<u> </u>	ns
eption Hold		0	_	0		ns
Set-up		. 17	_	15	_	ns
Hold		-2.0	_	-2.0	_	ns
l Set-up		10	_	10	-	ns
l Hold		-2.0	_	-2.0	<u> </u>	ns
ization						
et Timing, Phase-lock on(4, 5)		3000	I	3000	_	Тсус
et Timing Phase-lock off ⁽⁵⁾		128	_	128	_	Тсус
cg, i naco loca on						
oad Deration		0.5	2.0	0.5	1.0	ns/25pl
1	Set-up Hold zation et Timing, Phase-lock on ^(4, 5) et Timing, Phase-lock off ⁽⁵⁾ oad Deration	Set-up Hold zation et Timing, Phase-lock on ^(4, 5) et Timing, Phase-lock off ⁽⁵⁾	Set-up	Set-up	Set-up	Set-up

1. All timings are referenced to 1.5V.

- 2. The clock parameters apply to all four 2xClocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
- 3. This parameter is guaranteed by design.
- 4. With PliOn asserted, Reset must be asserted for the longer of 3000 clock cycles or 200 microseconds.
- 5. Tcyc is one CPU clock cycle (two cycles of a 2x clock).
- 6. No two signals on a given device will derate for a given load by a difference greater than 15%.
- 7. Clock transition time < 5ns.

AC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE(1, 3) **COMMERCIAL TEMPERATURE RANGE** (TA = 0° C to +70°C, Vcc = +5.0V ± 5%)

Parameter Input Clock High ⁽²⁾	Test Conditions	Min.	Max.	Min.	Max.	⊣
			1	141111.	j wax.	Unit
			•			
	Note 7	8.0	_	6.0	_	ns
Input Clock Low ⁽²⁾	Note 7	8.0	_	6.0	_	ns
Input Clock Period		20	1000	15	1000	ns
Clk2xSys to Clk2XSmp ⁽⁵⁾		0	tcyc/4	0	tcyc/4	ns
Clk2xSmp to Clk2xRd ⁽⁵⁾		0	tcyc/4	0	tcyc/4	ns
	L	5.0	tcyc/4	3.5	tcyc/4	ns
	T		1.5		1.0	T
			+			ns
			+			ns
	Load= 25pF		 		2.0	ns
' '					_	ns
		6.0		4.5		ns
Data Hold ⁽³⁾		-2.5	_	-2.5		ns
Fp Condition			25	-	17	ns
Fp Busy			10	_	7.0	ns
Fp Interrupt			25	_	18	ns
Fp Move To			25	_	16	ns
Exception Set-up (Run Cycle)		11	_	9.0		ns
Exception Set-up (Stall Cycle)		8.0	_	6.5		ns
Exception Hold		0	_	0		ns
Run Set-up		15	_	12.5		ns
Run Hold		-2.0		-1.5	<u> </u>	ns
Stall Set-up		9.0	_	7.0	_	ns
Stall Hold		-2.0	_	-2.0	_	ns
itialization					•	
Reset Timing, Phase-lock on(4, 5)		3000		3000	-	Тсус
Reset Timing, Phase-lock off ⁽⁵⁾		128	_	128	-	Tcyc
ve Load Deration					•	
Load Derate ⁽⁶⁾		0.5	1.0	0.5	1.0	ns/25p
	CIk2xSmp to CIk2xPhi ⁽⁵⁾ Paramters Data Enable ⁽³⁾ Data Disable ⁽³⁾ Data Valid Reset Set-up Data Set-up Data Hold ⁽³⁾ Fp Condition Fp Busy Fp Interrupt Fp Move To Exception Set-up (Stall Cycle) Exception Hold Run Set-up Run Hold Stall Set-up Stall Hold itialization Reset Timing, Phase-lock off ⁽⁵⁾ ve Load Deration	Clk2xSmp to Clk2xPhi(5) Paramters Data Enable(3) Load= 25pF Data Valid Load= 25pF Reset Set-up Data Set-up Data Hold(3) Fp Condition Fp Busy Fp Interrupt Fp Move To Exception Set-up (Run Cycle) Exception Set-up (Stall Cycle) Exception Hold Run Set-up Run Hold Stall Set-up Stall Hold Italization Reset Timing, Phase-lock off(5) Reset Timing, Phase-lock off(5) Ve Load Deration	Clk2xSmp to Clk2xPhi(5) 5.0 Paramters — Data Enable(3) — Data Disable(3) — Data Valid Load= 25pF Reset Set-up 10 Data Set-up 6.0 Data Hold(3) —2.5 Fp Condition — Fp Busy — Fp Interrupt — Fp Move To — Exception Set-up (Run Cycle) 11 Exception Set-up (Stall Cycle) 8.0 Exception Hold 0 Run Set-up 15 Run Hold —2.0 Stall Set-up 9.0 Stall Hold —2.0 italization Reset Timing, Phase-lock on(4.5) 3000 Reset Timing, Phase-lock off(5) 128 ve Load Deration	Clk2xSmp to Clk2xPhi(5) 5.0 tcyc/4 Paramters Data Enable(3) — — 1.5 Data Disable(3) — — 0.5 — 0.5 Data Valid Load= 25pF — 2.0 Reset Set-up 10 — — Data Set-up 6.0 — — Data Hold(3) — 2.5 — — Fp Condition — 25 — — Fp Busy — 10 — 25 Fp Busy — 10 — 25 Fp Move To — 25 — 25 Exception Set-up (Run Cycle) 11 — 25 Exception Set-up (Stall Cycle) 8.0 — — Exception Hold 0 — — Run Hold — 2.0 — — Stall Set-up 9.0 — — Stall Hold — 2.0 — — Italization — — — — Reset Timing, Phase-lock off(5) 128 — — ve Load Deration	Solid Cik2xSmp to Cik2xPhi(5) Solid toyc/4 Solid S	Solid Cik2xSmp to Cik2xPhi(5) Solid teye/4 Solid teye/5 Solid teye/5 teye/5 Solid teye/5 teye

NOTES:

1. All timings are referenced to 1.5V.

- 2. The clock parameters apply to all four 2xClocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
- 3. This parameter is guaranteed by design.
- 4. With PIIOn asserted, Reset must be asserted for the longer of 3000 clock cycles or 200 microseconds.
- 5. Toyc is one CPU clock cycle (two cycles of a 2x clock).
- 6. No two signals on a given device will derate for a given load by a difference greater than 15%.
- 7. Clock transition time < 2.5ns for 33MHz; clock transition time < 5ns for all other speeds.

6

AC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE^(1, 3)

COMMERCIAL TEMPERATURE RANGE (Tc = 0° C to $+90^{\circ}$ C, $Vcc = +5.0V \pm 5\%$)

Symbol	Parameter	Test Conditions	40.0 MHz		
			Min.	Max.	Unit
Clock					
TCkHigh	Input Clock HIGH ⁽²⁾	Note 7	5.5	_	ns
TCkLow	Input Clock LOW ⁽²⁾	Note 7	5.5		ns
TCKP	Input Clock Period		12.5	1000	ns
	Clk2xSys to Clk2XSmp ⁽⁵⁾ Clk2xSmp to Clk2xRd ⁽⁵⁾		0 0	tcyc/4	ns
	Clk2xSmp to Clk2xPhi ⁽⁵⁾		3.0	tcyc/4 tcyc/4	ns ns
Timing	Paramters	l	0.0	toyor	
TDEn	Data Enable ⁽³⁾		-	-1.0	ns
TDDIs	Data Disable ⁽³⁾		<u>-</u>	-0.5	ns
TDVal	Data Valid	Load= 25pF		2.0	ns
TRSDS	Reset Set-up		8.0	_	ns
Tos	Data Set-up		4.0	_	ns
TDH	Data Hold ⁽³⁾		-2.5	_	ns
TFpCond	Fp Condition		_	16	ns
TFpBusy	Fp Busy		_	6.0	ns
TFpInt	Fp Interrupt			17	ns
Тғрмоч	Fp Move To		_	16	ns
TREXS	Exception Set-up (Run Cycle)		8.5	_	ns
TSExS	Exception Set-up (Stall Cycle)		5.5		ns
Техн	Exception Hold		0	_	ns
TRunS	Run Set-up		9.0	_	ns
TRunH	Run Hold		-1.5	_	ns
TStallS	Stall Set-up		6.0	_	ns
TStallH	Stall Hold		-2.0	_	ns
Reset Ir	nitialization				
TrstPLL	Reset Timing, Phase-lock on ^(4, 5)		3000		Тсус
Trst	Reset Timing, Phase-lock off ⁽⁵⁾		128		Тсус
Capacit	ive Load Deration				
CLD	Load Derate ⁽⁶⁾		0.5	1.0	ns/25pF

NOTES:

1. All timings are referenced to 1.5V.

- 2. The clock parameters apply to all four 2xClocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
- 3. This parameter is guaranteed by design.
- 4. With PIIOn asserted, Reset must be asserted for the longer of 3000 clock cycles or 200 microseconds.
- 5. Toyc is one CPU clock cycle (two cycles of a 2x clock).
- 6. No two signals on a given device will derate for a given load by a difference greater than 15%.
- 7. Clock transition time < 2.5ns.




Figure 6. Input "2x" Clock Timing




Figure 7. Processor Reference Clock

These signals are not actually output from the floating point processor.
 They are drawn to provide a reference for other timing diagrams.

6.1




Figure 8. Floating Point Load/Store Timing




Figure 9. Move to FPC Status Timing




Figure 10. Floating Point Interrupt Timing




Figure 11. Floating Point Condition Timing

6.1





Figure 12. Floating Point Busy, Exception Timing

Figure 13. Power-On Reset Timing

ORDERING INFORMATION



VALID COMBINATIONS

IDT 79R3010A - 16, 20 All p. 79R3010AE - 25, 33, 40 G

All packages