

# GD54/74LS195A

## 4-BIT PARALLEL ACCESS SHIFT REGISTERS

### Features

- Synchronous parallel load
- Positive-edge-triggered clocking
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- For use in high-performance accumulators/processors
- serial-to-parallel, parallel-to-serial converters
- Typical clock frequency 39 MHz
- Typical power dissipation 70mW

### General Description



These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

Parallel (broadside) load

Shift (in the direction  $Q_A$  toward  $Q_D$ )

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D, or T-type flip-flop as shown in the function table.




Function Table

Clear	Shift/ Load	Inputs				Outputs							
		Clock	Serial		Parallel		Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Q̄ <sub>D</sub>		
			J	K	A	B						C	D
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L	↑	X	X	a	b	c	d	a	b	c	d	d
H	H	L	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q̄ <sub>D0</sub>
H	H	↑	L	H	X	X	X	X	Q <sub>A0</sub>	Q <sub>A0</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q̄ <sub>Cn</sub>
H	H	↑	L	L	X	X	X	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q̄ <sub>Cn</sub>
H	H	↑	H	H	X	X	X	X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q̄ <sub>Cn</sub>
H	H	↑	H	L	X	X	X	X	Q <sub>An</sub>	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q̄ <sub>Cn</sub>

H=High Level (steady state) L=Low Level (steady state), X=Don't Care (any input, including transitions)  
 ↑=Transition from low to high level  
 a,b,c,d=The level of steady state input at A, B, C or D, respectively  
 Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>C0</sub>, Q<sub>D0</sub>=The level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub> or Q<sub>D</sub> respectively, before the indicated steady state input conditions were established  
 Q<sub>An</sub>, Q<sub>Bn</sub>, Q<sub>Cn</sub>= The level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, respectively, before the most recent transition of the clock

Timing Diagram

TYPICAL CLEAR, SHIFT, AND LOAD SEQUENCES



Absolute Maximum Ratings

- Supply voltage, V<sub>CC</sub> ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current		54, 74		-400	μA
I <sub>OL</sub>	Low-level output current	54			4	mA
		74			8	
f <sub>clock</sub>	Clock frequency		0	30		MHz
t <sub>w</sub>	Pulse Width	Clock	16			ns
		Clear	12			
t <sub>su</sub>	Setup Time	Shift/Load	25			ns
		Data	15			
t <sub>H</sub>	Hold Time		0			ns
t <sub>REL</sub>	Shift/Load Release Time		10			ns
	Clear Release Time		25			
T <sub>A</sub>	Operatig free-air teperature		54	-55	125	°C
			74	0	70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage		2			V	
V <sub>IL</sub>	Low-level input voltage	54			0.7	V	
		74			0.8		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =-18mA			-1.5	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min, V <sub>IL</sub> =Max, I <sub>OH</sub> =Max	54	2.5	3.4	V	
		V <sub>CC</sub> =Max, V <sub>IH</sub> =Min	74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min, V <sub>IL</sub> =Max, V <sub>IH</sub> =Min	I <sub>OL</sub> =4mA	54, 74	0.25	0.4	V
		I <sub>OL</sub> =8mA	74	0.35	0.5		
I <sub>I</sub>	Input curret at maximum input voltage	V <sub>CC</sub> =Max, V <sub>I</sub> =7V			0.1	mA	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =2.7			20	μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V			-0.4	mA	
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)	-20			-100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Note 3)	14		21	mA	

Note 1 All typical values are at V<sub>CC</sub>=5V, T<sub>A</sub>=25°C

Note 2 Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second

Note3 With all outputs open, SHIFT/LOAD grounded, and 4.5V applied to the J, K, and data inputs. I<sub>CC</sub> is measured by applying a momentary ground then 4.5V to the CLEAR and then applying a momentary ground then 4.5V to the CLOCK

**Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$** 

SYMBOL	PARAETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency		30	39		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clear input	$C_L = 15pF$ , $R_L = 2k\Omega$		19	30	ns
$t_{PLH}$	Propagation delay time, low-to-high-level Q outputs from clock input		14	22	ns	
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clock input		17	26	ns	

#For load circuit and voltage waveforms, see page 3-11.