


# HD74HC679 • 12-bit Address Comparator

The HD74HC679 address comparator simplifies addressing of memory boards and/or other peripheral devices. The four P inputs are normally hard wired with a preprogrammed address. An internal decoder determines what input information applied to the 12 A inputs must be low or high to cause a low state at the output (Y). For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A<sub>1</sub> through A<sub>7</sub> must be low and that inputs A<sub>8</sub> through A<sub>12</sub> must be high to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low.

The HD74HC679 features an enable input ( $\bar{G}$ ). When  $\bar{G}$  is low, the device is enabled. When  $\bar{G}$  is high, the device is disabled and the output is high regardless of the A and P inputs.

## PIN ARRANGEMENT




(Top View)

## FEATURES

- High Speed Operation: tpd (A to Y)=18ns typ. (C<sub>L</sub>=50pF)
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage: V<sub>CC</sub>=2~6V
- Low Input Current: 1μA max.
- Low Quiescent Supply Current: I<sub>CC</sub> (static)=4μA max. (T<sub>a</sub>=25°C)

## LOGIC DIAGRAM



# HD74HC679

## FUNCTION TABLE

G	Inputs												Output Y				
	P <sub>2</sub>	P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>	A <sub>8</sub>		A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	A <sub>12</sub>
L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	L	L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	L
L	L	L	H	L	L	L	H	H	H	H	H	H	H	H	H	H	L
L	L	L	H	H	L	L	L	H	H	H	H	H	H	H	H	H	L
L	L	H	L	L	L	L	L	H	H	H	H	H	H	H	H	H	L
L	L	H	L	H	L	L	L	L	H	H	H	H	H	H	H	H	L
L	L	H	H	L	L	L	L	L	L	H	H	H	H	H	H	H	L
L	L	H	H	H	L	L	L	L	L	L	H	H	H	H	H	H	L
L	H	L	L	L	L	L	L	L	L	L	H	H	H	H	H	H	L
L	H	L	L	H	L	L	L	L	L	L	L	H	H	H	H	H	L
L	H	L	H	L	L	L	L	L	L	L	L	L	H	H	H	H	L
L	H	L	H	H	L	L	L	L	L	L	L	L	L	H	H	H	L
L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	H	H	L	H	X	X	X	X	X	X	X	X	X	X	X	X	H
L	H	H	H	L	X	X	X	X	X	X	X	X	X	X	X	X	H
L	H	H	H	H	L	X	X	X	X	X	X	X	X	X	X	X	H
L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L
L	All other combinations																H
H	Any combination																H

## DC CHARACTERISTICS

Item	Symbol	V <sub>CC</sub> (V)	Test Conditions	T <sub>a</sub> =25°C			T <sub>a</sub> =-40~+85°C		Unit	
				min	typ	max	min	max		
Input Voltage	V <sub>IH</sub>	2.0			1.5	—	—	1.5	—	V
		4.5			3.15	—	—	3.15	—	
		6.0			4.2	—	—	4.2	—	
	V <sub>IL</sub>	2.0			—	—	0.5	—	0.5	V
		4.5			—	—	1.35	—	1.35	
		6.0			—	—	1.8	—	1.8	
Output Voltage	V <sub>OH</sub>	2.0	V <sub>OH</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> =-20μA	1.9	2.0	—	1.9	—	V
		4.5			4.4	4.5	—	4.4	—	
		6.0			5.9	6.0	—	5.9	—	
		4.5			4.18	—	—	4.13	—	
		6.0			5.68	—	—	5.63	—	
		6.0			5.68	—	—	5.63	—	
	V <sub>OL</sub>	2.0	V <sub>OL</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> =20μA	—	0.0	0.1	—	0.1	V
		4.5			—	0.0	0.1	—	0.1	
		6.0			—	0.0	0.1	—	0.1	
		4.5			—	—	0.26	—	0.33	
		6.0			—	—	0.26	—	0.33	
		6.0			—	—	0.26	—	0.33	
Input Current	I <sub>in</sub>	6.0	V <sub>in</sub> =V <sub>CC</sub> or GND	—	—	±0.1	—	±1.0	μA	
Quiescent Supply Current	I <sub>CC</sub>	6.0	V <sub>in</sub> =V <sub>CC</sub> or GND, I <sub>in</sub> =0μA	—	—	4.0	—	40	μA	

## AC CHARACTERISTICS (C<sub>L</sub>=50pF, Input t<sub>r</sub>=t<sub>f</sub>=6ns)

Item	Symbol	V <sub>CC</sub> (V)	Test Conditions	T <sub>a</sub> =25°C			T <sub>a</sub> =-40~+85°C		Unit				
				min.	typ.	max.	min.	max.					
Propagation Delay Time	t <sub>PLH</sub>	2.0	P to Y	—	—	310	—	390	ns				
		4.5		—	27	62	—	78					
		6.0		—	—	52	—	66					
	t <sub>PHL</sub>	2.0		A to Y	—	—	180	—	225	ns			
		4.5			—	18	36	—	45				
		6.0			—	—	31	—	38				
	t <sub>PLH</sub>	2.0			Ḡ to Y	—	—	125	—	155	ns		
		4.5				—	14	25	—	31			
		6.0				—	—	21	—	26			
	Output Rise/Fall Time	t <sub>TLH</sub> t <sub>TNL</sub>				2.0		—	—	75	—	95	ns
						4.5		—	5	15	—	19	
						6.0		—	—	13	—	16	
Input Capacitance	C <sub>in</sub>	—				—	5	10	—	10	pF		