



# MX-COM, INC. MiXed Signal ICs

DATA BULLETIN

## MX109

Low Voltage, Full Duplex  
CVSD CODEC with Serial Control

### ADVANCE INFORMATION


Shipping JUNE 1997

#### Features

- Single Chip Full Duplex CVSD CODEC
- On-chip Input and Output Filters
- On-chip Volume Control
- Low Power, Single Supply analog CMOS
- Wide Frequency Reference using Ceramic Oscillator

#### Applications

- Digital Cordless Phones
- Digital PCN/PCS Systems
- Digital Delay Lines
- Digital Voice Storage
- Multiplexers
- Switches and Phones
- Time Domain Scramblers



The MX109 is a CVSD (Continuously Variable Slope Delta Modulation) Codec. A low-power CMOS device, designed for use in cordless telephones, the MX109 is also suitable for applications in delta multiplexers, switches and phones, and Time Domain Scrambling. The encoder input and decoder output switched capacitor filters are incorporated on-chip.

Sampling clock rates can be externally injected in the 8k to 64k bps range. The internal clocks are derived from an on-chip reference oscillator driven by an externally connected crystal or ceramic resonator.

The encoder has an enable function for use in multiplexer applications and when disabled, the encoder output remains in a high-impedance "tri-state" mode.

The MX109 is available in 16-pin PDIP (MX109P), and 16-pin SOIC (MX109DW) packages.

## CONTENTS

Section	Page
1. Block Diagram .....	5-5
2. Signal List .....	5-6
3. External Components .....	5-7
4. General Description .....	5-7
5. Application .....	5-8
5.1 Control Data .....	5-8
5.1.1 Data Word Format.....	5-8
5.1.2 Bit Settings.....	5-8
5.2 Serial Interface Timing.....	5-9
5.3 CODEC .....	5-10
5.3.1 Timing Information.....	5-10
5.3.2 CODEC Performance .....	5-11
6. Performance Specification .....	5-12
6.1 Electrical Performance.....	5-12
6.1.1 Absolute Maximum Ratings.....	5-12
6.1.2 Operating Limits.....	5-12
6.1.3 Operating Characteristics .....	5-13
6.2 Packaging.....	5-15

MX•COM, Inc. reserves the right to change specifications at any time and without notice.

## 1. Block Diagram




Figure 1: Device Block Diagram

Note: The state of S1-S5 is controlled via Test 1 and Test 2 according to Table 4





Figure 2: Typical Wireless System Incorporating the MX109

## 2. Signal List

Pin No.	Name	Type	Description
1	Xtal/Clock	Input	Input to the clock oscillator inverter. A 3.58 MHz Xtal input or externally derived clock is injected here. See Figure 3.
2	Xtal	Output	The 3.58 MHz output of the clock oscillator inverter.
3	Encoder Data Clock		A logic port. External encode clock input.
4	Encoder Output	Output	The encoder digital output.
5	Encoder Data Enable	Input	Data is made available at the encoder output pin by control of this input. Internal 1MΩ pullup.
6	N/C		No internal Connection
7	Encoder Input	Input	The analog signal input. Internally biased at $V_{DD}/2$ , this input requires an external coupling capacitor. The source impedance should be less than 100Ω. Output channel noise levels will improve with an even lower source impedance. See Figure 3.
8	$V_{SS}$	Power	Negative Supply, normally ground potential
9	$V_{BIAS}$	Output	Buffered $V_{DD}/2$ .
10	Decoder Output	Output	The recovered analog signal is output at this pin. It is the buffered output of a bandpass filter and requires external components
11	Decoder Input	Input	The received digital signal input. Internal 1 MΩ pullup
12	Decoder Data Clock	Input	A logic port. External decode clock input
13	Serial Clock	Output	This is the serial clock input
14	Serial Data	Input	This is the serial data input. Data is loaded in the following order: VOL3, VOL2, VOL1, VOL0, ALGO, FORCE IDLE, TEST 2, TEST 1
15	Serial Load/Latch Enable	Input	A logic 1 applied to this input will enable serial programming
16	$V_{DD}$	Power	Positive Supply

### 3. External Components



R1	Note 1	1MΩ	±10%
R2		10kΩ	±10%
R3		10kΩ	±10%
R4		10kΩ	±10%
C1	Note 2	33pF	±20%
C2	Note 2	27pF	±20%

C3	Note 3	1.0μF	±20%
C4	Note 4	0.47μF	±20%
C5		0.001μF	±20%
C6		0.0022μF	±20%
C7		0.0022μF	±20%
X1	Note 5	3.58MHz	

Figure 3: Recommended External Components

#### External Component Notes:

1. Oscillator inverter bias resistor.
2. Xtal circuit load capacitor.
3. Encoder input coupling capacitor. The drive source impedance to this input should be less than 100Ω. Output idle channel noise levels will improve with an even lower source impedance.
4. V<sub>DD</sub> decoupling capacitor.
5. Xtal circuitry shown is in accordance with MX-COM's Xtal Oscillator Application Note

### 4. General Description

The MX109 is a Continuously Variable Slope Delta Modulation (CVSD) Codec designed for use in cordless telephones. The device is suitable for applications in delta multiplexers, switches and phones, and Time Domain Scramblers. The encoder input and decoder output switched capacitor filters are incorporated on-chip.

Sampling clock rates can be externally injected in the 8k to 64k bps range. The internal clocks are derived from an on-chip reference oscillator driven by an externally connected crystal or ceramic resonator.

The encoder has an enable function for use in multiplexer applications. When not enabled the encoder output remains in a high-impedance "tri-state" mode.

## 5. Application

### 5.1 Control Data

Serial data is loaded into the MX109's serial shift register together with the serial clock. When a logic "0" is applied to the Load/Latch input the serial data is loaded into the parallel register. A logic "1" on the Load/Latch input latches the data into the parallel register to be used elsewhere in the chip. The data word format (see section 5.1.1) and bit settings (see section 5.1.2) are shown below. The timing diagram for loading the serial data is shown in Figure 4.

#### 5.1.1 Data Word Format

AMP/ATTENUATION LEVEL				D3	D2	D1	D0
D7	D6	D5	D4	VOL3	ALG	FORCE IDLE	TEST 2
VOL3	VOL2	VOL1	VOL0				TEST 1

#### 5.1.2 Bit Settings

GAIN	VOL3	VOL2	VOL1	VOL0
9dB	1	1	1	1
6dB	1	1	1	0
3dB	1	1	0	1
0dB	1	1	0	0
-3dB	1	0	1	1
-6dB	1	0	1	0
-9dB	1	0	0	1
-12dB	1	0	0	0
-15dB	0	1	1	1
-18dB	0	1	1	0
-21dB	0	1	0	1
-24dB	0	1	0	0
-27dB	0	0	1	1
-30dB	0	0	1	0
-33dB	0	0	0	1
MUTE	0	0	0	0

Table 1: Gain/Attenuation Selection

ALG	Algorithm Status
0	3-bit companding
1	4-bit companding

Table 2: Companding Algorithm Settings

FORCE IDLE	Encoder Output
1	1010101010 ...
0	CVSD encoded signal

Table 3: Forced Idle Settings

TEST 1	TEST 2	MODE
0	0	Normal Operation
0	1	ENC IN to volume Control
1	0	ENC IN to decode BPF to volume control
1	1	ENC IN to Encode LPF to volume control

Table 4: Test Mode Settings

## 5.2 Serial Interface Timing




Figure 4: Serial Interface Timing Diagram

Abbreviation	Description	Time
t <sub>SCH</sub>	Serial Clock high pulse width	50ns min.
t <sub>SU</sub>	Data set-up time	30ns min.
t <sub>LL</sub>	Load / Latch set - up time	50ns min.
t <sub>SCL</sub>	Serial Clock low pulse width	50ns min.
t <sub>H</sub>	Data hold time	40ns min.
t <sub>LLW</sub>	Load / Latch pulse width	80ns min.

Table 5: Serial Interface Timing Specifications

## 5.3 CODEC

### 5.3.1 Timing Information




Figure 5: Encode/Decode Timing Diagram

Abbreviation	Description	Time			
		Min.	Typ.	Max.	Units
$t_{CH}$	Clock pulse width (logic 1)	1.0			μs.
$t_{CL}$	Clock pulse width (logic 0)	1.0			μs
$t_{IR}$	Clock rise time		100		ns
$t_{IF}$	Clock fall time		100		ns
$t_{SU}$	Data set-up time			450	ns
$t_H$	Data hold time	600			ns
$t_{SU} + t_H$	Data true time		1.5		μs
$t_{PCO}$	Clock to output delay time		750		ns
$t_{DR}$	Data rise time		100		ns
$t_{DF}$	Data fall time		100		ns
	Xtal input frequency	3.58			MHz

Table 6: Encode/Decode Timing Specifications

### 5.3.2 CODEC Performance




Figure 6: Typical CODEC Frequency Response




Figure 7: Typical S/N ratio with Input Frequency

## 6. Performance Specification

### 6.1 Electrical Performance

#### 6.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.  
Correct operation of the device outside these limits is not implied.

General	Min.	Typ.	Max.	Units
Supply Voltage	-0.3		7.0	V
Input Voltage at any pin to V <sub>SS</sub>	-0.3		(V <sub>DD</sub> +0.3)	V
Current				
V <sub>DD</sub>	-30		30	mA
V <sub>SS</sub>	-30		30	mA
Any other pins	-20		20	mA
P/D/W Packages				
Total Allowable Power Dissipation at T <sub>AMB</sub> = 25°C			800	mW max.
Derating above 25°C			10	mW/°C above 25°C
Operating Temperature	-30°		70°	°C
Storage Temperature	-40°		85°	°C

#### 6.1.2 Operating Limits

Correct operation of the device outside these limits is not implied

	Min.	Max.	Units
V <sub>DD</sub>	2.7	5.5	V
Operating Temperature	-30	75	°C
Xtal/Clock f <sub>0</sub>		3.58	MHz

### 6.1.3 Operating Characteristics

For the following conditions unless otherwise specified.

$V_{DD} = 5.0V$ ,  $T_{AMB} = 25^{\circ}C$

Xtal/Clock  $f_0 = 3.58MHz$ , Audio Test Frequency = 820Hz

Sample Clock Rate = 32kbps, Audio level 0dB ref. (0dBmO) = 489mVRMS

Notes	Min.	Typ.	Max	Units
<b>Static Values</b>				
Supply Current			5.0	mA
Logic Levels				
Input Logic "1"		70% $V_{DD}$		V
Input Logic "0"			30% $V_{DD}$	V
Output Logic "1"		80% $V_{DD}$		V
Output Logic "0"			20% $V_{DD}$	V
Digital Input Impedance				
Logic I/O Pins			10	MΩ
Logic Input Pins, Pullup Resistor	2	300		kΩ
Digital Output Impedance			4	kΩ
Analog Input Impedance			100	kΩ
Analog Output Impedance	5		200	Ω
Insertion Loss	1		0	dB
<b>Dynamic Values <math>V_{DD} = 5.0V</math></b>				
Encoder:				
Analog Signal Input Levels	5	-30	6	dB
Principal Integrator Frequency			275	Hz
Encoder Filter Passband (3dB)				3800 Hz
Compand Time Constant			4	ms
Decoder:				
Analog Signal Output Levels	5	-33	0	9 dB
Decoder Filter Passband (3dB)	2	250		3800 Hz
<b>Encoder/Decoder (Full Codec):</b>				
Passband		300		3400 Hz
Stopband		6		10 kHz
Stopband Attenuation			60	dB
Passband Gain			0	dB
Passband Ripple		-3		3 dB
Output Noise (Input Short Circuit)	6		-54	dB <sub>P</sub>
Group Delay Distortion (1000Hz-2600Hz)	3			450 μs
(600Hz-2800Hz)				750 μs
(500Hz-3000Hz)				1.5 ms
Xtal/Clock Frequency		3.0	3.58	4.0 MHz

**Operating Characteristics Notes:**

1. All logic inputs except Encoder and Decoder Data Clocks.
2. With passband gain of  $\pm 1$ dB.
3. Group Delay Distortion for the full codec is relative to the delay with an 820Hz, -20dB signal at the encoder input.
4. Relative Timings are shown in Figure 4.
5. Recommended values.
6. Psophometric weighted measurement.




Figure 8: typical Variation of Gain with Input Level




Figure 9: Typical Variation S/N ratio with Input Level

## 6.2 Packaging




Figure 10: 16-pin SOIC Mechanical Outline: order as part no. MX109DW




Figure 11: 16-pin PDIP Mechanical Outline: order as part no. MX109P