

# HB56D136B/S Series

1,048,576-Word x 36-Bit High Density Dynamic RAM Module

T-46-23-18

## DESCRIPTION

The HB56D136B/SB/BR/SBR/BS/SBS is a 1M x 36 dynamic RAM module, mounted 8 pieces of 4 Mbit DRAM (HM514400JP/AJ) sealed in SOJ package and 4 pieces of 1 Mbit DRAM (HM511000JP) sealed in SOJ package (HB56D136B/SB/BR/SBR) or 4 pieces of 1 Mbit DRAM (HM511000ATS) sealed in TSOP package (HB56D136SB/SBS). An outline of the HB56D136B/SB/BR/SBR/BS/SBS is 72-pin single in-line package. Therefore, the HB56D136B/SB/BR/SBR/BS/SBS makes high density mounting possible without surface mount technology. The HB56D136B/SB/BR/SBR/BS/SBS provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ or beside each TSOP but only on the one side of its module board.

## FEATURES

- 72-pin Single In-line Package  
Lead Pitch .....1.27 mm
- Single 5V (±5%) Supply
- High Speed  
Access Time .....60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation  
Active Mode .....6.51W/5.88W/5.25W/4.62W (max)  
Standby Mode .....126 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle .....(16 ms)
- 2 Variations of Refresh  
RAS Only Refresh  
CAS Before RAS Refresh
- TTL Compatible


## ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56D136B/BR/BS-6A	60 ns	72-pin SIP Socket Type	Gold
HB56D136B/BR/BS-7A	70 ns		
HB56D136B/BR/BS-8A	80 ns		
HB56D136B/BR/BS-10A	100 ns		
HB56D136B/BR-8	80 ns		
HB56D136B/BR-10	100 ns	72-pin SIP Socket Type	Solder
HB56D136SB/SBR/SBS-6A	60 ns		
HB56D136SB/SBR/SBS-7A	70 ns		
HB56D136SB/SBR/SBS-8A	80 ns		
HB56D136SB/SBR/SBS-10A	100 ns		
HB56D136SB/SBR-8	80 ns		
HB56D136SB/SBR-10	100 ns		

## PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56D136B/SB/BR/SBR/BS/SBS					
		-6A	-7A	-8A	-10A	-8	-10
67	PD <sub>1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
68	PD <sub>2</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
69	PD <sub>3</sub>	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>
70	PD <sub>4</sub>	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>

## PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	NC	37	DQ <sub>17</sub>	55	DQ <sub>12</sub>
2	DQ <sub>0</sub>	20	DQ <sub>4</sub>	38	DQ <sub>35</sub>	56	DQ <sub>30</sub>
3	DQ <sub>18</sub>	21	DQ <sub>22</sub>	39	V <sub>SS</sub>	57	DQ <sub>13</sub>
4	DQ <sub>1</sub>	22	DQ <sub>5</sub>	40	$\overline{\text{CAS}}_0$	58	DQ <sub>31</sub>
5	DQ <sub>19</sub>	23	DQ <sub>23</sub>	41	$\overline{\text{CAS}}_2$	59	V <sub>CC</sub>
6	DQ <sub>2</sub>	24	DQ <sub>6</sub>	42	$\overline{\text{CAS}}_3$	60	DQ <sub>32</sub>
7	DQ <sub>20</sub>	25	DQ <sub>24</sub>	43	$\overline{\text{CAS}}_1$	61	DQ <sub>14</sub>
8	DQ <sub>3</sub>	26	DQ <sub>7</sub>	44	$\overline{\text{RAS}}_0$	62	DQ <sub>33</sub>
9	DQ <sub>19</sub>	27	DQ <sub>25</sub>	45	NC	63	DQ <sub>15</sub>
10	V <sub>CC</sub>	28	A <sub>7</sub>	46	NC	64	DQ <sub>34</sub>
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ <sub>16</sub>
12	A <sub>0</sub>	30	V <sub>CC</sub>	48	NC	66	NC
13	A <sub>1</sub>	31	A <sub>8</sub>	49	DQ <sub>9</sub>	67	PD <sub>1</sub>
14	A <sub>2</sub>	32	A <sub>9</sub>	50	DQ <sub>27</sub>	68	PD <sub>2</sub>
15	A <sub>3</sub>	33	NC	51	DQ <sub>10</sub>	69	PD <sub>3</sub>
16	A <sub>4</sub>	34	$\overline{\text{RAS}}_2$	52	DQ <sub>28</sub>	70	PD <sub>4</sub>
17	A <sub>5</sub>	35	DQ <sub>26</sub>	53	DQ <sub>11</sub>	71	NC
18	A <sub>6</sub>	36	DQ <sub>8</sub>	54	DQ <sub>29</sub>	72	V <sub>SS</sub>

## PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input
A <sub>0</sub> -A <sub>9</sub>	Refresh Address Input
DQ <sub>0</sub> -DQ <sub>35</sub>	Data-in/Data-out
CAS <sub>0</sub> -CAS <sub>3</sub>	Column Address Strobe
RAS <sub>0</sub> -RAS <sub>3</sub>	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
V <sub>CC</sub>	Power Supply (+ 5V)
V <sub>SS</sub>	Ground
PD <sub>1</sub> -PD <sub>4</sub>	Presence Detect Pin
NC	No Connection



■ BLOCK DIAGRAM




\*D0~D7: HM51400JP/AJ  
M0~M3: HM511000JP/ATS




■ PHYSICAL OUTLINE

• HB56D136B/SB




0157-3

-Detail A



Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D136B-XX	Gold
HB56D136SB-XX	Solder

0157-4




HB56D136B/S Series

T-46-23-18 Unit:  $\frac{\text{mm}}{\text{inch}}$

■ PHYSICAL OUTLINE

• HB56D136BR/SBR




0157-5

0157-6




■ PHYSICAL OUTLINE

• HB56D136BS/SBS




0157-7

Detail A



Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D136BS-XX	Gold
HB56D136SBS-XX	Solder

0157-8



HB56D136B/S Series

T-46-23-18

■ ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	(Input)	V <sub>in</sub>	-1.0 to +7.0	V
	(Output)	V <sub>out</sub>	-1.0 to +7.0	V
Supply Voltage Relative to V <sub>SS</sub>		V <sub>CC</sub>	-1.0 to +7.0	V
Short Circuit Output Current		I <sub>out</sub>	50	mA
Power Dissipation		P <sub>T</sub>	8	W
Operating Temperature		T <sub>opr</sub>	0 to +70	°C
Storage Temperature		T <sub>stg</sub>	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	V	
	V <sub>CC</sub>	4.75	5.0	5.25	V	1
Input High Voltage	V <sub>IH</sub>	2.4	—	5.5	V	1
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to V<sub>SS</sub>.

• DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V ±5%, V<sub>SS</sub> = 0V)

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Test Conditions	Note
		-6A		-7A		-8A		-10A		-8		-10				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I <sub>CC1</sub>	—	1240	—	1120	—	1000	—	880	—	1000	—	880	mA	t <sub>RC</sub> = Min	1, 2
Standby Current	I <sub>CC2</sub>	—	24	—	24	—	24	—	24	—	24	—	24	mA	TTL Interface R <sub>AS</sub> , C <sub>AS</sub> = V <sub>IH</sub> D <sub>out</sub> = High-Z	
		—	12	—	12	—	12	—	12	—	12	—	12	mA	CMOS Interface R <sub>AS</sub> , C <sub>AS</sub> ≥ V <sub>CC</sub> - 0.2V D <sub>out</sub> = High-Z	
RAS Only Refresh Current	I <sub>CC3</sub>	—	1240	—	1120	—	960	—	840	—	960	—	840	mA	t <sub>RC</sub> = Min	2
Standby Current	I <sub>CC5</sub>	—	60	—	60	—	60	—	60	—	60	—	60	mA	R <sub>AS</sub> = V <sub>IH</sub> C <sub>AS</sub> = V <sub>IL</sub> D <sub>out</sub> = Enable	1
CAS Before RAS Refresh Current	I <sub>CC6</sub>	—	1200	—	1080	—	960	—	840	—	960	—	840	mA	t <sub>RC</sub> = Min	
Page Mode Current	I <sub>CC7</sub>	—	1200	—	1080	—	920	—	840	—	920	—	840	mA	t <sub>PC</sub> = Min	1, 3
Input Leakage Current	I <sub>LI</sub>	-10	10	-10	10	-10	10	-10	10	-10	10	-10	10	μA	0V ≤ V <sub>in</sub> ≤ 7V	
Output Leakage Current	I <sub>LO</sub>	-10	10	-10	10	-10	10	-10	10	-10	10	-10	10	μA	0V ≤ V <sub>out</sub> ≤ 7V D <sub>out</sub> = Disable	
Output High Voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	High I <sub>out</sub> = -5 mA	
Output Low Voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I <sub>out</sub> = 4.2 mA	

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.

2. Address can be changed less than three times while R<sub>AS</sub> = V<sub>IL</sub>.

3. Address can be changed ≤1 time while C<sub>AS</sub> = V<sub>IH</sub>.



• Capacitance ( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ )

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	$C_{I1}$	—	88	pF	1
Input Capacitance ( $\overline{\text{WE}}$ )	$C_{I2}$	—	104	pF	1
Input Capacitance ( $\overline{\text{RAS}}$ )	$C_{I3}$	—	57	pF	1
Input Capacitance ( $\overline{\text{CAS}}$ )	$C_{I4}$	—	36	pF	1
Output Capacitance ( $\text{DQ}_0\text{--DQ}_7, 9\text{--}16, 18\text{--}25, 27\text{--}34$ )	$C_{I/O1}$	—	17	pF	1, 2
Output Capacitance ( $\text{DQ}_8, 17, 26, 35$ )	$C_{I/O2}$	—	22	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\text{CAS} = V_{IH}$  to disable  $\text{D}_{out}$ .• AC Electrical Characteristics ( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ )<sup>1, 2</sup>**Read, Write and Refresh Cycle (Common Parameters)**

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	$t_{RC}$	120	—	130	—	160	—	190	—	160	—	190	—	ns	
RAS Precharge Time	$t_{RP}$	50	—	50	—	70	—	80	—	70	—	80	—	ns	
RAS Pulse Width	$t_{RAS}$	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
CAS Pulse Width	$t_{CAS}$	20	10000	20	10000	25	10000	25	10000	25	10000	25	10000	ns	
Row Address Setup Time	$t_{ASR}$	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	$t_{RAH}$	10	—	10	—	12	—	15	—	12	—	15	—	ns	
Column Address Setup Time	$t_{ASC}$	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	$t_{CAH}$	15	—	15	—	20	—	20	—	20	—	20	—	ns	
RAS to CAS Delay Time	$t_{RCD}$	20	40	20	50	22	55	25	75	22	55	25	75	ns	8
RAS to Column Address Delay Time	$t_{RAD}$	15	30	15	35	17	40	20	55	17	40	20	55	ns	9
RAS Hold Time	$t_{RSH}$	20	—	20	—	25	—	25	—	25	—	25	—	ns	
CAS Hold Time	$t_{CSH}$	60	—	70	—	80	—	100	—	80	—	100	—	ns	
CAS to RAS Precharge Time	$t_{CRP}$	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	$t_T$	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	$t_{REF}$	—	16	—	16	—	16	—	16	—	16	—	16	ms	15

**Read Cycle**

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	$t_{RAC}$	—	60	—	70	—	80	—	100	—	80	—	100	ns	2, 3
Access Time from CAS	$t_{CAC}$	—	20	—	20	—	25	—	25	—	25	—	25	ns	3, 4
Access Time from Address	$t_{AA}$	—	30	—	35	—	40	—	45	—	40	—	45	ns	3, 5
Read Command Setup Time	$t_{RCS}$	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	$t_{RCH}$	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	$t_{RRH}$	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	$t_{RAL}$	30	—	35	—	40	—	55	—	40	—	55	—	ns	
Output Buffer Turn-off Time	$t_{OFF}$	—	20	—	20	—	20	—	25	—	20	—	25	ns	6



## Write Cycle

## HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	tWCH	15	—	15	—	20	—	20	—	20	—	20	—	ns	
Write Command Pulse Width	tWP	10	—	10	—	15	—	20	—	15	—	20	—	ns	
Data-in Setup Time	tDS	0	—	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	tDH	15	—	15	—	20	—	20	—	20	—	20	—	ns	11

## Refresh Cycle

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	tCSR	10	—	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	tCHR	15	—	15	—	20	—	20	—	20	—	20	—	ns	
RAS Precharge to CAS Hold Time	tRPC	10	—	10	—	10	—	10	—	10	—	10	—	ns	

## Fast Page Mode Cycle

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	tPC	45	—	50	—	55	—	55	—	55	—	55	—	ns	
Fast Page Mode CAS Precharge Time	tCP	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	tRASC	—	100000	—	100000	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	tACP	—	40	—	45	—	50	—	50	—	50	—	50	ns	14
RAS Hold Time from CAS Precharge	tRHCP	40	—	45	—	50	—	50	—	50	—	50	—	ns	

Notes: 1. AC measurements assume  $t_r = 5$  ns.2. Assumes that  $t_{RCD} \leq t_{RCD}(\max)$  and  $t_{RAD} \leq t_{RAD}(\max)$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.

3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.

4. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ ,  $t_{RAD} \leq t_{RAD}(\max)$ .5. Assumes that  $t_{RCD} \leq t_{RCD}(\max)$ ,  $t_{RAD} \geq t_{RAD}(\max)$ .6.  $t_{OFF}(\max)$  is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.7.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .8. Operation with the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met,  $t_{RCD}(\max)$  is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .9. Operation with the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met,  $t_{RAD}(\max)$  is specified as a reference point only, if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .10. Early write cycle only ( $t_{WCS} \geq t_{WCS}(\min)$ ).

11. These parameters are referenced to CAS leading edge in an early write cycle.


12. An initial pause of 100  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).13.  $t_{RASC}$  is determined by RAS pulse width in fast page mode cycles.14. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{ACP}$ .15.  $t_{REF}$  is determined by 1,024 refresh cycles.

TIMING WAVEFORMS

• Read Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18




0157-9



• Early Write Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18




0157-10




• RAS Only Refresh Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18




• CAS Before RAS Refresh Cycle



• Fast Page Mode Read Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18




0157-13



• Fast Page Mode Early Write Cycle

T-46-23-18









0157-14



T-90-20

Unit: mm (inch) Scale 3/2







• Dual-in-line Plastic



• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2




• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

## • DP-28C



## • DP-28N

T-90-20






• Flat Package (J-bend Leads)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20


## • CP-20D




## • CP-20DA




## • CP-24D



## • CP-28D



## • CP-40D


**HITACHI**

• TSOP (Thin Small Outline Packag<sup>e</sup>) HITACHI/ LOGIC/ARRAYS/MEM Unit: mm (inch) Scale 3/2

