

### DESCRIPTION

The HYM532400 is a 4M x 32-bit Fast page mode CMOS DRAM Module consisting of eight HY5116400A in 24/26 pin TSOPII on a 72 pin Zig Zag Dual tabs glass-epoxy printed circuit board. 0.22 $\mu$ F decoupling capacitor is mounted for each DRAM.

The HYM532400TNG/SLTNG are Gold plated socket type Small Outline Dual In-Line Memory Modules suitable for easy interchange and addition of 16M byte memory.

### FEATURES

- Low power dissipation  
 Max. self-refresh 13.2mW (SL-part)  
 Max. battery back-up 26.4mW (SL-part)  
 Max. CMOS standby 17.6mW (SL-part)  
 44.0mW

Max. TTL standby 88.0mW

Max. operating


Speed	Power
50	4.84W
60	3.96W
70	3.52W

- Single power supply of 5V $\pm$  10%
- TTL compatible inputs and outputs
- Fast access time

Speed	tRAC	tCAC	tPC
50	50ns	13ns	35ns
60	60ns	15ns	40ns
70	70ns	18ns	45ns

- Fast page mode operation
- CAS-before-RAS, RAS-only, Hidden refresh and Self-Refresh
- 4096 refresh cycles / 256ms (SL-part)  
 4096 refresh cycles / 64ms

### PIN CONNECTION




### PIN DESCRIPTION

RAS0, RAS2	Row Address Strobe
CAS0-CAS3	Column Address Strobe
WE	Write Enable
A0-A11	Address Input
DQ0-DQ31	Data Input/Output
PD1-PD7	Presence Detect
Vcc	Power (+ 5V)
Vss	Ground

**PIN NAME**

#	NAME	#	NAME
1	Vss	37	DQ16
2	DQ0	38	DQ17
3	DQ1	39	Vss
4	DQ2	40	CAS0
5	DQ3	41	CAS2
6	DQ4	42	CAS3
7	DQ5	43	CAS1
8	DQ6	44	RAS0
9	DQ7	45	NC
10	Vcc	46	NC
11	PD1	47	WE
12	A0	48	NC
13	A1	49	DQ18
14	A2	50	DQ19
15	A3	51	DQ20
16	A4	52	DQ21
17	A5	53	DQ22
18	A6	54	DQ23
19	A10	55	NC
20	NC	56	DQ24
21	DQ8	57	DQ25
22	DQ9	58	DQ26
23	DQ10	59	DQ28
24	DQ11	60	DQ27
25	DQ12	61	Vcc
26	DQ13	62	DQ29
27	DQ14	63	DQ30
28	A7	64	DQ31
29	A11	65	NC
30	Vcc	66	PD2
31	A8	67	PD3
32	A9	68	PD4
33	NC	69	PD5
34	RAS2	70	PD6
35	DQ15	71	PD7
36	NC	72	Vss

**BLOCK DIAGRAM**



**PRESENCE DETECT PIN**

PIN	-50	-60	-70
PD1	NC	NC	NC
PD2	NC	NC	NC
PD3	Vss	Vss	Vss
PD4	NC	NC	NC
PD5	Vss	NC	Vss
PD6	Vss	NC	NC

PD7	REFRESH MODE
NC	Normal
VSS	Self Refresh

**ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to VSS	-1.0 to 7.0	V
VCC	Voltage on VCC Relative to VSS	-1.0 to 7.0	V
IOS	Short Circuit Output Current	50	mA
PD	Power Dissipation	6.16	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(TA= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	VCC+ 1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to VSS.

**DC CHARACTERISTICS**

(TA= 0°C to 70°C, VCC= 5V± 10%, VSS= 0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pin)	VSS ≤ VIN ≤ VCC + 1.0, All other pins not under test = VSS		-80	80	μA	
ILO	Output Leakage Current (High Impedance State)	VSS ≤ VOUT ≤ VCC, RAS & CAS at VIH		-10	10	μA	
Icc1	VCC Supply Current, Operating	tRC = tRC (min.)	50 60 70	- - -	880 720 640	mA	1,2,3
Icc2	VCC Supply Current, TTL Standby	RAS & CAS at VIH, other inputs ≥ VSS		-	16	mA	
Icc3	VCC Supply Current, RAS-only refresh	tRC = tRC (min.)	50 60 70	- - -	880 720 640	mA	1,3
Icc4	VCC Supply Current, Fast Page mode	tPC = tPC (min.)	50 60 70	- - -	640 560 480	mA	1,2,3
Icc5	VCC Supply Current, CMOS Standby	RAS & CAS ≥ VCC - 0.2V	SL-part	- -	8 3.2	mA	5
Icc6	VCC Supply Current, CAS-before-RAS refresh	tRC = tRC (min.)	50 60 70	- - -	880 720 640	mA	1,3
Icc7	VCC Supply Current, Battery Back Up (SL-part only)	tRC = 62.5μs, CAS = CBR cycling or 0.2V WE = VCC - 0.2V A0-A11 = VCC - 0.2V or 0.2V DQ0-DQ31 = VCC - 0.2V, 0.2V, or open	tRAS ≤ 300ns	-	2.8	mA	1,4,5
Icc8	VCC Supply Current Self Refresh (SL-part only)	RAS & CAS ≤ 0.2V OE & WE & A0-A11 = VCC - 0.2V or 0.2V DQ0-DQ31 = VCC - 0.2V, 0.2V or open			2.4	mA	5
VOL	Output Low Voltage	IOL = 4.2mA		-	0.4	V	
VOH	Output High Voltage	IOH = -5mA		2.4	-	V	

**NOTE :**

- Icc1, Icc3, Icc4, Icc6 and Icc7 depend on cycle rate.
- Icc1, Icc3, Icc4 and Icc6 depend on output loading. Specified values are obtained with the output open.
- Icc is specified as average current. For Icc1, Icc3 and Icc6, address can be changed maximum two times while RAS = VIL. For Icc4, address can be changed maximum once while CAS = VIH.
- Only tRAS(max.) = 1μs is applied to refresh of battery backup but tRAS(max.) = 10μs is applied to normal functional operation.
- Icc5(max.) = 3.2mA, Icc7 and Icc8 are applied to SL-part only (HYM532400SLTNG).

**AC CHARACTERISTICS**

(TA= 0°C to 70°C, VCC= 5V± 10%, VSS = 0V, unless otherwise noted.) NOTE. 1, 2, 3

#	SYMBOL	PARAMETER	HYM532400 N-series						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
2	tRPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	
3	tPC	Fast Page Mode Cycle Time	35	-	40	-	45	-	ns	
4	tRHCP	Time from CAS Precharge	30	-	35	-	40	-	ns	
5	tRAC	Access Time from RAS	-	50	-	60	-	70	ns	5,10,11
6	tCAC	Access Time from CAS	-	13	-	15	-	18	ns	5,10
7	tAA	Access Time from Column Address	-	25	-	30	-	35	ns	5,10,11
8	tCPA	Access Time from CAS Precharge	-	30	-	35	-	40	ns	5
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	5
10	tOFF	Output Buffer Turn-off Delay	0	10	0	13	0	15	ns	6
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	4
12	tRP	RAS Precharge Time	30	-	40	-	50	-	ns	
13	tRAS	RAS Pulse Width	50	10K	60	10K	70	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	50	200K	60	200K	70	200K	ns	
15	tRSH	RAS Hold Time	13	-	15	-	18	-	ns	
16	tCSH	CAS Hold Time	50	-	60	-	70	-	ns	
17	tCAS	CAS Pulse Width	13	10K	15	10K	18	10K	ns	
18	tRCD	RAS to CAS Delay	18	37	20	45	20	52	ns	10
19	tRAC	RAS to Column Address Delay Time	15	30	15	35	15	40	ns	11
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
21	tCP	CAS Precharge Time	8	-	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold Time	8	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	10	-	10	-	ns	
26	tAR	Column Address Hold Time from RAS	50	-	50	-	55	-	ns	
27	tRAL	Column Address to RAS Lead Time	25	-	30	-	35	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	7
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	7
31	tWCH	Write Command Hold Time	8	-	10	-	10	-	ns	
32	tWCR	Write Command Hold Time from RAS	45	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	8	-	10	-	10	-	ns	
34	tRWL	Write Command to RAS Lead Time	13	-	15	-	18	-	ns	
35	tCWL	Write Command to CAS Lead Time	13	-	15	-	18	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	8
37	tDH	Data-In Hold Time	10	-	10	-	10	-	ns	8
38	tDHR	Data-In Hold Time Referenced to RAS	50	-	50	-	55	-	ns	
39	tREF	Refresh Period (4096 cycles)	-	64	-	64	-	64	ms	
		SL-part	-	256	-	256	-	256	ms	12,13
40	twCS	Write Command Set-up Time	0	-	0	-	0	-	ns	9

**AC CHARACTERISTICS**

(continued)

#	SYMBOL	PARAMETER	HYM532400 N-Series						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
42	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
43	tCPT	CAS Precharge Time (CBR Counter Test)	15	-	20	-	25	-	ns	
44	tWRP	WE to RAS Precharge Time (CBR Cycle)	10	-	10	-	10	-	ns	
45	tWRH	WE to RAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
46	tRASS	RAS Pulse (Self Refresh)	100	-	100	-	100	-	μs	
47	tRPS	RAS Precharge Time (Self Refresh)	90	-	110	-	130	-	ns	
48	tCHS	CAS Hold Time from RAS (Self Refresh)	50	-	50	-	50	-	ns	

**NOTE :**

1. An initial pause of 200 $\mu$ s is required after power-up followed by 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles instead of 8  $\overline{\text{RAS}}$ -only refresh cycles are required. The device should carefully initialized to be prevented from being entered into multi bit test mode.
2. If  $\overline{\text{RAS}} = \text{Vss}$  during power-up, the HYM532400 could begin an active cycle. This condition results in higher power-up current than necessary demands from the power-up. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $\text{Vcc}$  during power-up or be held at a valid  $\text{Vih}$  in order to minimize the power-up current.
3.  $\text{Vih}(\text{min.})$  and  $\text{Vil}(\text{max.})$  are reference levels for measuring timing of input signals. Transition time is measured between  $\text{Vih}$  and  $\text{Vil}$  and assumed to be 5ns for all inputs
4. Refer to the HY5116400A and data sheet for detailed information
5. Measured with a load equivalent to 2 TTL loads and 100pF
6.  $t_{\text{OFF}}(\text{max.})$  defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
8. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles.
9.  $t_{\text{WCS}}$  is not a restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min.})$ , the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle
10. Operation within the  $t_{\text{RCD}}(\text{max.})$  limit insures that  $t_{\text{RAC}}(\text{max.})$  can be met.  $t_{\text{RCD}}(\text{max.})$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max.})$  limit, then access time is controlled by  $t_{\text{CAC}}$ .
11. Operation within the  $t_{\text{RAD}}(\text{max.})$  limit insures that  $t_{\text{RAC}}(\text{max.})$  can be met.  $t_{\text{RAD}}(\text{max.})$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max.})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
12.  $t_{\text{REF}}(\text{max.}) = 256\text{ms}$  is applied to SL-part only (HYM532400SLTNG).
13. A burst of 4096  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles must be executed within 64ms after exiting self refresh (for SL-part).

**CAPACITANCE**

( $T_A = 25^\circ\text{C}$ ,  $\text{Vcc} = 5\text{V} \pm 10\%$ ,  $\text{Vss} = 0\text{V}$ ,  $f = 1\text{MHz}$ , unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A11)	-	64	pF
CIN2	Input Capacitance (WE)	-	70	pF
CIN3	Input Capacitance ( $\overline{\text{RAS0}}$ , $\overline{\text{RAS2}}$ )	-	40	pF
CIN4	Input Capacitance ( $\overline{\text{CAS0}}$ - $\overline{\text{CAS3}}$ )	-	30	pF
CDQ	Data Input/Output Capacitance (DQ0-31)	-	29	pF



**ORDERING INFORMATION**

PART NUMBER	SPEED	POWER	PACKAGE	PLATING
HYM532400TNG	50/60/70		SO-DIMM	Gold
HYM532400SLTNG	50/60/70	SL-part	SO-DIMM	Gold